
Andre C. Stevenson
Examiner (ID: 7041, Phone: (571)272-1683 , Office: P/2816 )
| Most Active Art Unit | 2812 |
| Art Unit(s) | 2817, 2816, 2812, 2899 |
| Total Applications | 1766 |
| Issued Applications | 1549 |
| Pending Applications | 118 |
| Abandoned Applications | 127 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14985057
[patent_doc_number] => 10446449
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-15
[patent_title] => Forming a protective layer to prevent formation of leakage paths
[patent_app_type] => utility
[patent_app_number] => 16/016945
[patent_app_country] => US
[patent_app_date] => 2018-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5759
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16016945
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/016945 | Forming a protective layer to prevent formation of leakage paths | Jun 24, 2018 | Issued |
Array
(
[id] => 17224635
[patent_doc_number] => 11177145
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-16
[patent_title] => Apparatus and method for manufacturing plurality of electronic circuits
[patent_app_type] => utility
[patent_app_number] => 16/621387
[patent_app_country] => US
[patent_app_date] => 2018-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 20211
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 281
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16621387
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/621387 | Apparatus and method for manufacturing plurality of electronic circuits | Jun 17, 2018 | Issued |
Array
(
[id] => 13470311
[patent_doc_number] => 20180286698
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-04
[patent_title] => Lithographic Technique Incorporating Varied Pattern Materials
[patent_app_type] => utility
[patent_app_number] => 15/996099
[patent_app_country] => US
[patent_app_date] => 2018-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8093
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15996099
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/996099 | Lithographic technique incorporating varied pattern materials | May 31, 2018 | Issued |
Array
(
[id] => 15250645
[patent_doc_number] => 10510852
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-17
[patent_title] => Low-k feature formation processes and structures formed thereby
[patent_app_type] => utility
[patent_app_number] => 15/994561
[patent_app_country] => US
[patent_app_date] => 2018-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 7348
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15994561
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/994561 | Low-k feature formation processes and structures formed thereby | May 30, 2018 | Issued |
Array
(
[id] => 13598905
[patent_doc_number] => 20180351001
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-06
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURE THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/994520
[patent_app_country] => US
[patent_app_date] => 2018-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5584
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15994520
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/994520 | Semiconductor device and manufacture thereof | May 30, 2018 | Issued |
Array
(
[id] => 13996363
[patent_doc_number] => 20190067339
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-28
[patent_title] => ARRAY SUBSTRATE AND FABRICATION METHOD THEREOF AND DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 15/994420
[patent_app_country] => US
[patent_app_date] => 2018-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6330
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15994420
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/994420 | Array substrate and fabrication method thereof and display panel | May 30, 2018 | Issued |
Array
(
[id] => 15078167
[patent_doc_number] => 10468585
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-11-05
[patent_title] => Dual function magnetic tunnel junction pillar encapsulation
[patent_app_type] => utility
[patent_app_number] => 15/994662
[patent_app_country] => US
[patent_app_date] => 2018-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5947
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15994662
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/994662 | Dual function magnetic tunnel junction pillar encapsulation | May 30, 2018 | Issued |
Array
(
[id] => 15200585
[patent_doc_number] => 10497796
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-12-03
[patent_title] => Vertical transistor with reduced gate length variation
[patent_app_type] => utility
[patent_app_number] => 15/994720
[patent_app_country] => US
[patent_app_date] => 2018-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 4156
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15994720
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/994720 | Vertical transistor with reduced gate length variation | May 30, 2018 | Issued |
Array
(
[id] => 15218097
[patent_doc_number] => 20190371735
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-05
[patent_title] => LOW RESISTANCE INTERCONNECT STRUCTURE WITH PARTIAL SEED ENHANCEMENT LINER
[patent_app_type] => utility
[patent_app_number] => 15/994638
[patent_app_country] => US
[patent_app_date] => 2018-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4677
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15994638
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/994638 | Low resistance interconnect structure with partial seed enhancement liner | May 30, 2018 | Issued |
Array
(
[id] => 14110835
[patent_doc_number] => 20190097093
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-28
[patent_title] => LIGHT-EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/994726
[patent_app_country] => US
[patent_app_date] => 2018-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4394
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15994726
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/994726 | LIGHT-EMITTING DEVICE | May 30, 2018 | Abandoned |
Array
(
[id] => 13878839
[patent_doc_number] => 20190035760
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-31
[patent_title] => ANISOTROPIC CONDUCTIVE FILM (ACF) AND FORMING METHOD THEREOF, ACF ROLL, BONDING STRUCTURE AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/994529
[patent_app_country] => US
[patent_app_date] => 2018-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3663
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15994529
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/994529 | Anisotropic conductive film (ACF) and forming method thereof, ACF roll, bonding structure and display device | May 30, 2018 | Issued |
Array
(
[id] => 15139761
[patent_doc_number] => 10483368
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-11-19
[patent_title] => Single crystalline extrinsic bases for bipolar junction structures
[patent_app_type] => utility
[patent_app_number] => 15/979649
[patent_app_country] => US
[patent_app_date] => 2018-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 5510
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15979649
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/979649 | Single crystalline extrinsic bases for bipolar junction structures | May 14, 2018 | Issued |
Array
(
[id] => 14110847
[patent_doc_number] => 20190097099
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-28
[patent_title] => LIGHT-EMITTING DIODE, BACKLIGHT MODULE, AND LIQUID CRYSTAL DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/979818
[patent_app_country] => US
[patent_app_date] => 2018-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5295
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15979818
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/979818 | Light-emitting diode, backlight module, and liquid crystal display device | May 14, 2018 | Issued |
Array
(
[id] => 13571543
[patent_doc_number] => 20180337319
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-22
[patent_title] => LIGHT EMITTING APPARATUS
[patent_app_type] => utility
[patent_app_number] => 15/979238
[patent_app_country] => US
[patent_app_date] => 2018-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5063
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15979238
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/979238 | Light emitting apparatus | May 13, 2018 | Issued |
Array
(
[id] => 17395982
[patent_doc_number] => 11245007
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-08
[patent_title] => Wide-bandgap semiconductor device including gate fingers between bond pads
[patent_app_type] => utility
[patent_app_number] => 15/979218
[patent_app_country] => US
[patent_app_date] => 2018-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 4234
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15979218
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/979218 | Wide-bandgap semiconductor device including gate fingers between bond pads | May 13, 2018 | Issued |
Array
(
[id] => 13405669
[patent_doc_number] => 20180254377
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-06
[patent_title] => GROUP III NITRIDE BASED LED STRUCTURES INCLUDING MULTIPLE QUANTUM WELLS WITH BARRIER-WELL UNIT INTERFACE LAYERS
[patent_app_type] => utility
[patent_app_number] => 15/970959
[patent_app_country] => US
[patent_app_date] => 2018-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18152
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15970959
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/970959 | Group III nitride based LED structures including multiple quantum wells with barrier-well unit interface layers | May 3, 2018 | Issued |
Array
(
[id] => 13405787
[patent_doc_number] => 20180254436
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-06
[patent_title] => LIGHT-EMITTING DEVICE, DISPLAY APPARATUS, AND ILLUMINATION APPARATUS
[patent_app_type] => utility
[patent_app_number] => 15/970365
[patent_app_country] => US
[patent_app_date] => 2018-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14492
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 398
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15970365
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/970365 | Light-emitting device, display apparatus, and illumination apparatus | May 2, 2018 | Issued |
Array
(
[id] => 14672009
[patent_doc_number] => 10373924
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-06
[patent_title] => Grid array connection device and method
[patent_app_type] => utility
[patent_app_number] => 15/967820
[patent_app_country] => US
[patent_app_date] => 2018-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 3807
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15967820
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/967820 | Grid array connection device and method | Apr 30, 2018 | Issued |
Array
(
[id] => 14978429
[patent_doc_number] => 10443120
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-15
[patent_title] => Shadow mask
[patent_app_type] => utility
[patent_app_number] => 15/956528
[patent_app_country] => US
[patent_app_date] => 2018-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2508
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15956528
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/956528 | Shadow mask | Apr 17, 2018 | Issued |
Array
(
[id] => 16048005
[patent_doc_number] => 10685885
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-16
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/943671
[patent_app_country] => US
[patent_app_date] => 2018-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3982
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15943671
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/943671 | Semiconductor device | Apr 1, 2018 | Issued |