
Andre C. Stevenson
Examiner (ID: 7041, Phone: (571)272-1683 , Office: P/2816 )
| Most Active Art Unit | 2812 |
| Art Unit(s) | 2817, 2816, 2812, 2899 |
| Total Applications | 1766 |
| Issued Applications | 1549 |
| Pending Applications | 118 |
| Abandoned Applications | 127 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15015653
[patent_doc_number] => 10453988
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-22
[patent_title] => Methods for creating cadmium telluride (CdTe) and related alloy film
[patent_app_type] => utility
[patent_app_number] => 15/614391
[patent_app_country] => US
[patent_app_date] => 2017-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 17
[patent_no_of_words] => 7340
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15614391
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/614391 | Methods for creating cadmium telluride (CdTe) and related alloy film | Jun 4, 2017 | Issued |
Array
(
[id] => 11959643
[patent_doc_number] => 20170263795
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-14
[patent_title] => 'METHOD OF FABRICATING AN EMITTER REGION OF A SOLAR CELL'
[patent_app_type] => utility
[patent_app_number] => 15/601929
[patent_app_country] => US
[patent_app_date] => 2017-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3887
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15601929
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/601929 | Method of fabricating an emitter region of a solar cell | May 21, 2017 | Issued |
Array
(
[id] => 11959337
[patent_doc_number] => 20170263489
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-14
[patent_title] => 'Fan-Out Interconnect Structure and Methods Forming the Same'
[patent_app_type] => utility
[patent_app_number] => 15/601310
[patent_app_country] => US
[patent_app_date] => 2017-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 5026
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15601310
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/601310 | Fan-out interconnect structure and methods forming the same | May 21, 2017 | Issued |
Array
(
[id] => 13690265
[patent_doc_number] => 20170356087
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-14
[patent_title] => PLASMA ATOMIC LAYER DEPOSITION
[patent_app_type] => utility
[patent_app_number] => 15/499188
[patent_app_country] => US
[patent_app_date] => 2017-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7194
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15499188
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/499188 | Plasma atomic layer deposition | Apr 26, 2017 | Issued |
Array
(
[id] => 13320677
[patent_doc_number] => 20180211876
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-26
[patent_title] => ARRAY SUBSTRATE, METHOD FOR MANUFACTURING THE SAME, AND DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 15/742786
[patent_app_country] => US
[patent_app_date] => 2017-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9200
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15742786
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/742786 | Array substrate, method for manufacturing the same, and display apparatus | Apr 25, 2017 | Issued |
Array
(
[id] => 13071175
[patent_doc_number] => 10056373
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-21
[patent_title] => Transistor contacts self-aligned in two dimensions
[patent_app_type] => utility
[patent_app_number] => 15/490702
[patent_app_country] => US
[patent_app_date] => 2017-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4005
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15490702
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/490702 | Transistor contacts self-aligned in two dimensions | Apr 17, 2017 | Issued |
Array
(
[id] => 13160031
[patent_doc_number] => 10096751
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-09
[patent_title] => Light emitting device
[patent_app_type] => utility
[patent_app_number] => 15/479854
[patent_app_country] => US
[patent_app_date] => 2017-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 7327
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15479854
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/479854 | Light emitting device | Apr 4, 2017 | Issued |
Array
(
[id] => 12294720
[patent_doc_number] => 09935261
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-04-03
[patent_title] => Dielectric encapsulation layer for magnetic tunnel junction (MTJ) devices using radio frequency (RF) sputtering
[patent_app_type] => utility
[patent_app_number] => 15/479522
[patent_app_country] => US
[patent_app_date] => 2017-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 5873
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15479522
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/479522 | Dielectric encapsulation layer for magnetic tunnel junction (MTJ) devices using radio frequency (RF) sputtering | Apr 4, 2017 | Issued |
Array
(
[id] => 13485595
[patent_doc_number] => 20180294340
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-11
[patent_title] => VERTICAL FIELD EFFECT TRANSISTOR WITH REDUCED PARASITIC CAPACITANCE
[patent_app_type] => utility
[patent_app_number] => 15/479567
[patent_app_country] => US
[patent_app_date] => 2017-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9524
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15479567
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/479567 | Vertical field effect transistor with reduced parasitic capacitance | Apr 4, 2017 | Issued |
Array
(
[id] => 13215165
[patent_doc_number] => 10121961
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-06
[patent_title] => Magnetic devices including magnetic junctions having tilted easy axes and enhanced damping programmable using spin orbit torque
[patent_app_type] => utility
[patent_app_number] => 15/479653
[patent_app_country] => US
[patent_app_date] => 2017-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 8174
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 246
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15479653
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/479653 | Magnetic devices including magnetic junctions having tilted easy axes and enhanced damping programmable using spin orbit torque | Apr 4, 2017 | Issued |
Array
(
[id] => 15250489
[patent_doc_number] => 10510774
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-17
[patent_title] => Integrated circuit power distribution network
[patent_app_type] => utility
[patent_app_number] => 15/479633
[patent_app_country] => US
[patent_app_date] => 2017-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 10656
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 376
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15479633
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/479633 | Integrated circuit power distribution network | Apr 4, 2017 | Issued |
Array
(
[id] => 13030809
[patent_doc_number] => 10038028
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-31
[patent_title] => Image sensor including depletion inducing layer
[patent_app_type] => utility
[patent_app_number] => 15/479793
[patent_app_country] => US
[patent_app_date] => 2017-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 8657
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15479793
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/479793 | Image sensor including depletion inducing layer | Apr 4, 2017 | Issued |
Array
(
[id] => 12739252
[patent_doc_number] => 20180138251
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-17
[patent_title] => ORGANIC LIGHT-EMITTING DISPLAY DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/478723
[patent_app_country] => US
[patent_app_date] => 2017-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9275
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15478723
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/478723 | Organic light-emitting display device and manufacturing method thereof | Apr 3, 2017 | Issued |
Array
(
[id] => 11760225
[patent_doc_number] => 20170207094
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-20
[patent_title] => 'Mos Devices with Ultra-High Dielectric Constants and Methods of Forming The Same'
[patent_app_type] => utility
[patent_app_number] => 15/477164
[patent_app_country] => US
[patent_app_date] => 2017-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4109
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15477164
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/477164 | MOS devices with ultra-high dielectric constants and methods of forming the same | Apr 2, 2017 | Issued |
Array
(
[id] => 12334632
[patent_doc_number] => 09947545
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-17
[patent_title] => Methods for gate formation in circuit structures
[patent_app_type] => utility
[patent_app_number] => 15/437837
[patent_app_country] => US
[patent_app_date] => 2017-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 36
[patent_no_of_words] => 3864
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15437837
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/437837 | Methods for gate formation in circuit structures | Feb 20, 2017 | Issued |
Array
(
[id] => 11869628
[patent_doc_number] => 20170236913
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-17
[patent_title] => 'Method of Processing a Semiconductor Device'
[patent_app_type] => utility
[patent_app_number] => 15/427099
[patent_app_country] => US
[patent_app_date] => 2017-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7936
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15427099
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/427099 | Method of Processing a Semiconductor Device | Feb 7, 2017 | Abandoned |
Array
(
[id] => 11959309
[patent_doc_number] => 20170263461
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-14
[patent_title] => 'PLASMA PROCESSING METHOD'
[patent_app_type] => utility
[patent_app_number] => 15/427198
[patent_app_country] => US
[patent_app_date] => 2017-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4630
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15427198
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/427198 | PLASMA PROCESSING METHOD | Feb 7, 2017 | Abandoned |
Array
(
[id] => 11959310
[patent_doc_number] => 20170263462
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-14
[patent_title] => 'MANUFACTURING METHOD OF ELEMENT CHIP'
[patent_app_type] => utility
[patent_app_number] => 15/427561
[patent_app_country] => US
[patent_app_date] => 2017-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 10164
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15427561
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/427561 | Manufacturing method of element chip | Feb 7, 2017 | Issued |
Array
(
[id] => 12314346
[patent_doc_number] => 09941167
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-10
[patent_title] => Method for manufacturing element chip
[patent_app_type] => utility
[patent_app_number] => 15/426199
[patent_app_country] => US
[patent_app_date] => 2017-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 4885
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 275
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15426199
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/426199 | Method for manufacturing element chip | Feb 6, 2017 | Issued |
Array
(
[id] => 13188301
[patent_doc_number] => 10109678
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-23
[patent_title] => Integrated circuit system with memory support and method of manufacture thereof
[patent_app_type] => utility
[patent_app_number] => 15/425835
[patent_app_country] => US
[patent_app_date] => 2017-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 69
[patent_no_of_words] => 8333
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15425835
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/425835 | Integrated circuit system with memory support and method of manufacture thereof | Feb 5, 2017 | Issued |