Andrew J Oyer

Array ( [id] => 4197251 [patent_doc_number] => 06013533 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-11 [patent_title] => 'Real time quiescent current test limit methodology' [patent_app_type] => 1 [patent_app_number] => 8/924187 [patent_app_country] => US [patent_app_date] => 1997-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 4023 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/013/06013533.pdf [firstpage_image] =>[orig_patent_app_number] => 924187 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4138777 [patent_doc_number] => 06060328 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-09 [patent_title] => 'Methods and arrangements for determining an endpoint for an in-situ local interconnect etching process' [patent_app_type] => 1 [patent_app_number] => 8/924569 [patent_app_country] => US [patent_app_date] => 1997-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 5540 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/060/06060328.pdf [firstpage_image] =>[orig_patent_app_number] => 924569 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3968402 [patent_doc_number] => 05904490 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-18 [patent_title] => 'Method of measuring electron shading damage' [patent_app_type] => 1 [patent_app_number] => 8/926331 [patent_app_country] => US [patent_app_date] => 1997-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 14 [patent_no_of_words] => 5114 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 222 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/904/05904490.pdf [firstpage_image] =>[orig_patent_app_number] => 926331 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4002483 [patent_doc_number] => 06004827 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-21 [patent_title] => 'Integrated circuit processing' [patent_app_type] => 1 [patent_app_number] => 8/922487 [patent_app_country] => US [patent_app_date] => 1997-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1655 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 52 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/004/06004827.pdf [firstpage_image] =>[orig_patent_app_number] => 922487 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3884252 [patent_doc_number] => 05776795 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-07 [patent_title] => 'Method of making a contactless capacitor-coupled bipolar active pixel sensor with intergrated electronic shutter' [patent_app_type] => 1 [patent_app_number] => 8/923757 [patent_app_country] => US [patent_app_date] => 1997-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 3553 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 278 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/776/05776795.pdf [firstpage_image] =>[orig_patent_app_number] => 923757 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4084258 [patent_doc_number] => 06025208 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-15 [patent_title] => 'Method of making electrical elements on the sidewalls of micromechanical structures' [patent_app_type] => 1 [patent_app_number] => 8/921647 [patent_app_country] => US [patent_app_date] => 1997-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 18 [patent_no_of_words] => 5771 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/025/06025208.pdf [firstpage_image] =>[orig_patent_app_number] => 921647 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3966763 [patent_doc_number] => 05956572 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-21 [patent_title] => 'Method of fabricating integrated thin film solar cells' [patent_app_type] => 1 [patent_app_number] => 8/917105 [patent_app_country] => US [patent_app_date] => 1997-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 19 [patent_no_of_words] => 5978 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/956/05956572.pdf [firstpage_image] =>[orig_patent_app_number] => 917105 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3993164 [patent_doc_number] => 05985682 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-16 [patent_title] => 'Method for testing a bumped semiconductor die' [patent_app_type] => 1 [patent_app_number] => 8/917265 [patent_app_country] => US [patent_app_date] => 1997-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3350 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/985/05985682.pdf [firstpage_image] =>[orig_patent_app_number] => 917265 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4245529 [patent_doc_number] => 06136632 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-24 [patent_title] => 'Active matrix substrate, method of producing an active matrix substrate, liquid crystal display device, and electronic equipment' [patent_app_type] => 1 [patent_app_number] => 8/894621 [patent_app_country] => US [patent_app_date] => 1997-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 48 [patent_no_of_words] => 15150 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/136/06136632.pdf [firstpage_image] =>[orig_patent_app_number] => 894621 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4039070 [patent_doc_number] => 05926721 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-07-20 [patent_title] => 'Isolation method for semiconductor device using selective epitaxial growth' [patent_app_type] => 1 [patent_app_number] => 8/924467 [patent_app_country] => US [patent_app_date] => 1997-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 18 [patent_no_of_words] => 3783 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/926/05926721.pdf [firstpage_image] =>[orig_patent_app_number] => 924467 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4136266 [patent_doc_number] => 06015718 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-18 [patent_title] => 'Indentification of the composition of particles in a process chamber' [patent_app_type] => 1 [patent_app_number] => 8/911471 [patent_app_country] => US [patent_app_date] => 1997-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 7221 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/015/06015718.pdf [firstpage_image] =>[orig_patent_app_number] => 911471 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4232400 [patent_doc_number] => 06117701 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-12 [patent_title] => 'Method for manufacturing a rate-of-rotation sensor' [patent_app_type] => 1 [patent_app_number] => 8/907601 [patent_app_country] => US [patent_app_date] => 1997-08-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 25 [patent_no_of_words] => 5409 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/117/06117701.pdf [firstpage_image] =>[orig_patent_app_number] => 907601 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4023514 [patent_doc_number] => 05882947 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-16 [patent_title] => 'Method for probing the error of energy and dosage in the high-energy ion implantation' [patent_app_type] => 1 [patent_app_number] => 8/906085 [patent_app_country] => US [patent_app_date] => 1997-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4524 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/882/05882947.pdf [firstpage_image] =>[orig_patent_app_number] => 906085 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4185177 [patent_doc_number] => 06093577 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-25 [patent_title] => 'Low temperature adhesion bonding method for composite substrates' [patent_app_type] => 1 [patent_app_number] => 8/902993 [patent_app_country] => US [patent_app_date] => 1997-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 6789 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/093/06093577.pdf [firstpage_image] =>[orig_patent_app_number] => 902993 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3944910 [patent_doc_number] => 05953579 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-14 [patent_title] => 'In-line test of contact opening of semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/902107 [patent_app_country] => US [patent_app_date] => 1997-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 2727 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 33 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/953/05953579.pdf [firstpage_image] =>[orig_patent_app_number] => 902107 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4137045 [patent_doc_number] => 06034405 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-07 [patent_title] => 'Bonding of aluminum oxide components to silicons substrates' [patent_app_type] => 1 [patent_app_number] => 8/899291 [patent_app_country] => US [patent_app_date] => 1997-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1575 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/034/06034405.pdf [firstpage_image] =>[orig_patent_app_number] => 899291 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4406228 [patent_doc_number] => 06171946 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-09 [patent_title] => 'Pattern formation method for multi-layered electronic components' [patent_app_type] => 1 [patent_app_number] => 8/896071 [patent_app_country] => US [patent_app_date] => 1997-07-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 25 [patent_no_of_words] => 6161 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/171/06171946.pdf [firstpage_image] =>[orig_patent_app_number] => 896071 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4102341 [patent_doc_number] => 06051466 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-18 [patent_title] => 'Method of making a semiconductor device with a stacked cell structure' [patent_app_type] => 1 [patent_app_number] => 8/892199 [patent_app_country] => US [patent_app_date] => 1997-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 28 [patent_no_of_words] => 6643 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 534 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/051/06051466.pdf [firstpage_image] =>[orig_patent_app_number] => 892199 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3990252 [patent_doc_number] => 05910671 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-06-08 [patent_title] => 'Semiconductor device having various threshold voltages and manufacturing same' [patent_app_type] => 1 [patent_app_number] => 8/889741 [patent_app_country] => US [patent_app_date] => 1997-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 32 [patent_no_of_words] => 11236 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 210 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/910/05910671.pdf [firstpage_image] =>[orig_patent_app_number] => 889741 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3982683 [patent_doc_number] => 05861327 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-01-19 [patent_title] => 'Fabrication method of gate electrode in semiconductor device' [patent_app_type] => 1 [patent_app_number] => 8/889939 [patent_app_country] => US [patent_app_date] => 1997-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 1724 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/861/05861327.pdf [firstpage_image] =>[orig_patent_app_number] => 889939 [rel_patent_id] =>[rel_patent_doc_number] =>)