| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 13188009
[patent_doc_number] => 10109531
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-10-23
[patent_title] => Semiconductor structure having a bump lower than a substrate base and a width of the bump larger than a width of fin shaped structures, and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/616936
[patent_app_country] => US
[patent_app_date] => 2017-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3686
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15616936
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/616936 | Semiconductor structure having a bump lower than a substrate base and a width of the bump larger than a width of fin shaped structures, and manufacturing method thereof | Jun 7, 2017 | Issued |
Array
(
[id] => 13321153
[patent_doc_number] => 20180212114
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-26
[patent_title] => OPTOELECTRONIC PACKAGE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/616925
[patent_app_country] => US
[patent_app_date] => 2017-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4406
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15616925
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/616925 | Optoelectronic package with a low water vapor transmission rate (WVTR) and method for fabricating the same | Jun 7, 2017 | Issued |
Array
(
[id] => 12054660
[patent_doc_number] => 20170331004
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-16
[patent_title] => 'SEMICONDUCTOR LIGHT EMITTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/586613
[patent_app_country] => US
[patent_app_date] => 2017-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 19867
[patent_no_of_claims] => 41
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15586613
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/586613 | Semiconductor light emitting device capable of increasing luminous efficiency under a low applied current | May 3, 2017 | Issued |
Array
(
[id] => 13709161
[patent_doc_number] => 20170365535
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-21
[patent_title] => High Voltage Power Electronics Module For Subsea Applications
[patent_app_type] => utility
[patent_app_number] => 15/586928
[patent_app_country] => US
[patent_app_date] => 2017-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2709
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15586928
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/586928 | High voltage power electronics module for subsea applications under high hydrostatic pressure and temperature variations | May 3, 2017 | Issued |
Array
(
[id] => 13543469
[patent_doc_number] => 20180323281
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => FORMING A UNIFORM INNER SPACER FOR A VERTICAL TRANSPORT FIN FIELD EFFECT TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 15/586830
[patent_app_country] => US
[patent_app_date] => 2017-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5253
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15586830
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/586830 | Forming an uniform L-shaped inner spacer for a vertical transport fin field effect transistor (VT FinFET) | May 3, 2017 | Issued |
Array
(
[id] => 12989776
[patent_doc_number] => 20170345657
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-30
[patent_title] => SEMICONDUCTOR DEVICE, METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE, INVERTER CIRCUIT, DRIVING DEVICE, VEHICLE, AND ELEVATOR
[patent_app_type] => utility
[patent_app_number] => 15/586755
[patent_app_country] => US
[patent_app_date] => 2017-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7700
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15586755
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/586755 | Silicon carbide (SiC) MOSFET with a silicon oxide layer capable of suppressing deterioration of carrier mobility and variation in threshold voltage | May 3, 2017 | Issued |
Array
(
[id] => 12214921
[patent_doc_number] => 09911738
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-03-06
[patent_title] => 'Vertical-transport field-effect transistors with a damascene gate strap'
[patent_app_type] => utility
[patent_app_number] => 15/586621
[patent_app_country] => US
[patent_app_date] => 2017-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 16
[patent_no_of_words] => 4659
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15586621
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/586621 | Vertical-transport field-effect transistors with a damascene gate strap | May 3, 2017 | Issued |
Array
(
[id] => 13346303
[patent_doc_number] => 20180224691
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-09
[patent_title] => DISPLAY PANEL, METHOD FOR FABRICATING THE SAME, DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/569373
[patent_app_country] => US
[patent_app_date] => 2017-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3123
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 38
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15569373
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/569373 | DISPLAY PANEL, METHOD FOR FABRICATING THE SAME, DISPLAY DEVICE | May 2, 2017 | Abandoned |
Array
(
[id] => 13346097
[patent_doc_number] => 20180224588
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-09
[patent_title] => POLARIZING PLATE AND MANUFACTURING METHOD THEREOF, DISPLAY PANEL AND MANUFACTURING METHOD THEREOF, AND DISPLAY DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/570985
[patent_app_country] => US
[patent_app_date] => 2017-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3810
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15570985
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/570985 | POLARIZING PLATE AND MANUFACTURING METHOD THEREOF, DISPLAY PANEL AND MANUFACTURING METHOD THEREOF, AND DISPLAY DEVICE AND MANUFACTURING METHOD THEREOF | May 2, 2017 | Abandoned |
Array
(
[id] => 13435577
[patent_doc_number] => 20180269331
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-20
[patent_title] => THIN-FILM TRANSISTOR, MANUFACTURING METHOD FOR THE SAME, DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 15/533013
[patent_app_country] => US
[patent_app_date] => 2017-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3218
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 265
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15533013
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/533013 | Thin-film transistor, manufacturing method for the same, display panel | Apr 9, 2017 | Issued |
Array
(
[id] => 13405475
[patent_doc_number] => 20180254280
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-06
[patent_title] => CIRCULAR PRINTED MEMORY DEVICE WITH ROTATIONAL DETECTION
[patent_app_type] => utility
[patent_app_number] => 15/450856
[patent_app_country] => US
[patent_app_date] => 2017-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4387
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15450856
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/450856 | Circular printed memory device with rotational detection | Mar 5, 2017 | Issued |
Array
(
[id] => 14644305
[patent_doc_number] => 10366901
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-30
[patent_title] => Integrated structures, capacitors and methods of forming capacitors
[patent_app_type] => utility
[patent_app_number] => 15/451090
[patent_app_country] => US
[patent_app_date] => 2017-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 54
[patent_no_of_words] => 5664
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15451090
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/451090 | Integrated structures, capacitors and methods of forming capacitors | Mar 5, 2017 | Issued |
Array
(
[id] => 12257131
[patent_doc_number] => 09929283
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-03-27
[patent_title] => 'Junction field effect transistor (JFET) with first and second top layer of opposite conductivity type for high driving current and low pinch-off voltage'
[patent_app_type] => utility
[patent_app_number] => 15/450807
[patent_app_country] => US
[patent_app_date] => 2017-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4004
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15450807
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/450807 | Junction field effect transistor (JFET) with first and second top layer of opposite conductivity type for high driving current and low pinch-off voltage | Mar 5, 2017 | Issued |
Array
(
[id] => 11959512
[patent_doc_number] => 20170263664
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-14
[patent_title] => 'IMAGING APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 15/450838
[patent_app_country] => US
[patent_app_date] => 2017-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6845
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15450838
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/450838 | Imaging apparatus with focus-ranging precision in one direction due to saturated photoelectric conversion elements located adjacent to each other | Mar 5, 2017 | Issued |
Array
(
[id] => 13936119
[patent_doc_number] => 20190051575
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-14
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/078131
[patent_app_country] => US
[patent_app_date] => 2017-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5801
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16078131
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/078131 | Semiconductor device capable of suppressing cracks of through-hole protective film and short circuit of adjacent through-electrodes | Feb 22, 2017 | Issued |
Array
(
[id] => 11967371
[patent_doc_number] => 20170271525
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-21
[patent_title] => 'REDUCED PARASITIC CAPACITANCE AND CONTACT RESISTANCE IN ETSOI DEVICES'
[patent_app_type] => utility
[patent_app_number] => 15/439078
[patent_app_country] => US
[patent_app_date] => 2017-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5080
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15439078
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/439078 | Method for reduced parasitic capacitance and contact resistance in extremely thin silicon-on-insulator (ETSOI) devices due to wrap-around structure of source/drain regions | Feb 21, 2017 | Issued |
Array
(
[id] => 14050193
[patent_doc_number] => 20190081204
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-14
[patent_title] => METHOD MAKING IT POSSIBLE TO OBTAIN A SEMI-POLAR NITRIDE LAYER ON A CRYSTALLINE SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 16/078203
[patent_app_country] => US
[patent_app_date] => 2017-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6103
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16078203
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/078203 | Method of making a semi-polar nitride layer on a crystalline substrate | Feb 20, 2017 | Issued |
Array
(
[id] => 13936181
[patent_doc_number] => 20190051606
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-14
[patent_title] => SEMICONDUCTOR MODULE
[patent_app_type] => utility
[patent_app_number] => 16/078218
[patent_app_country] => US
[patent_app_date] => 2017-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10052
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 325
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16078218
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/078218 | Semiconductor module for a power conversion circuit for reliably reducing a voltage surge | Jan 30, 2017 | Issued |
Array
(
[id] => 11651311
[patent_doc_number] => 20170147212
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-25
[patent_title] => 'CIRCUIT THAT SELECTS EPROMS INDIVIDUALLY AND IN PARALLEL'
[patent_app_type] => utility
[patent_app_number] => 15/416813
[patent_app_country] => US
[patent_app_date] => 2017-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9261
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15416813
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/416813 | Circuit that selects EPROMs individually and in parallel | Jan 25, 2017 | Issued |
Array
(
[id] => 13420245
[patent_doc_number] => 20180261665
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-13
[patent_title] => THIN FILM CAPACITOR AND SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/564574
[patent_app_country] => US
[patent_app_date] => 2016-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7124
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15564574
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/564574 | THIN FILM CAPACITOR AND SEMICONDUCTOR DEVICE | Dec 27, 2016 | Abandoned |