Andrew Sanders

Array ( [id] => 3502470 [patent_doc_number] => 05532624 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-02 [patent_title] => 'High-speed and accurate sample and hold circuits' [patent_app_type] => 1 [patent_app_number] => 8/381627 [patent_app_country] => US [patent_app_date] => 1995-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1642 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/532/05532624.pdf [firstpage_image] =>[orig_patent_app_number] => 381627 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3512525 [patent_doc_number] => 05570043 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-10-29 [patent_title] => 'Overvoltage tolerant intergrated circuit output buffer' [patent_app_type] => 1 [patent_app_number] => 8/381125 [patent_app_country] => US [patent_app_date] => 1995-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 7190 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/570/05570043.pdf [firstpage_image] =>[orig_patent_app_number] => 381125 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3586910 [patent_doc_number] => 05498981 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-03-12 [patent_title] => 'Ready signal control apparatus capable of automatically deactivating ready signal' [patent_app_type] => 1 [patent_app_number] => 8/381327 [patent_app_country] => US [patent_app_date] => 1995-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 43 [patent_no_of_words] => 2707 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/498/05498981.pdf [firstpage_image] =>[orig_patent_app_number] => 381327 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3617805 [patent_doc_number] => 05534793 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-09 [patent_title] => 'Parallel antifuse routing scheme (PARS) circuit and method for field programmable gate arrays' [patent_app_type] => 1 [patent_app_number] => 8/378036 [patent_app_country] => US [patent_app_date] => 1995-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 3087 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 42 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/534/05534793.pdf [firstpage_image] =>[orig_patent_app_number] => 378036 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3424557 [patent_doc_number] => 05479117 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-12-26 [patent_title] => 'Hybrid data processing system including pulsed-power-supply CMOS circuits' [patent_app_type] => 1 [patent_app_number] => 8/371254 [patent_app_country] => US [patent_app_date] => 1995-01-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4242 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/479/05479117.pdf [firstpage_image] =>[orig_patent_app_number] => 371254 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3499940 [patent_doc_number] => 05508637 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-16 [patent_title] => 'Logic module for a field programmable gate array' [patent_app_type] => 1 [patent_app_number] => 8/368931 [patent_app_country] => US [patent_app_date] => 1995-01-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 8 [patent_no_of_words] => 3530 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 248 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/508/05508637.pdf [firstpage_image] =>[orig_patent_app_number] => 368931 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3608048 [patent_doc_number] => 05578943 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-11-26 [patent_title] => 'Signal transmitter and apparatus incorporating same' [patent_app_type] => 1 [patent_app_number] => 8/368945 [patent_app_country] => US [patent_app_date] => 1995-01-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2404 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 217 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/578/05578943.pdf [firstpage_image] =>[orig_patent_app_number] => 368945 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3421334 [patent_doc_number] => 05453708 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-09-26 [patent_title] => 'Clocking scheme for latching of a domino output' [patent_app_type] => 1 [patent_app_number] => 8/368335 [patent_app_country] => US [patent_app_date] => 1995-01-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 4361 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 287 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/453/05453708.pdf [firstpage_image] =>[orig_patent_app_number] => 368335 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3577077 [patent_doc_number] => 05539337 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-23 [patent_title] => 'Clock noise filter for integrated circuits' [patent_app_type] => 1 [patent_app_number] => 8/367842 [patent_app_country] => US [patent_app_date] => 1994-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 1930 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/539/05539337.pdf [firstpage_image] =>[orig_patent_app_number] => 367842 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3604218 [patent_doc_number] => 05559459 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-09-24 [patent_title] => 'Clock signal generation arrangement including digital noise reduction circuit for reducing noise in a digital clocking signal' [patent_app_type] => 1 [patent_app_number] => 8/366414 [patent_app_country] => US [patent_app_date] => 1994-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 7434 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/559/05559459.pdf [firstpage_image] =>[orig_patent_app_number] => 366414 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3617873 [patent_doc_number] => 05534797 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-09 [patent_title] => 'Compact and fast row driver/decoder for semiconductor memory' [patent_app_type] => 1 [patent_app_number] => 8/363046 [patent_app_country] => US [patent_app_date] => 1994-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 3055 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/534/05534797.pdf [firstpage_image] =>[orig_patent_app_number] => 363046 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3619809 [patent_doc_number] => 05510733 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-04-23 [patent_title] => 'High speed circuit with CMOS and bipolar logic stages' [patent_app_type] => 1 [patent_app_number] => 8/363729 [patent_app_country] => US [patent_app_date] => 1994-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 12 [patent_no_of_words] => 3460 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/510/05510733.pdf [firstpage_image] =>[orig_patent_app_number] => 363729 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3543134 [patent_doc_number] => 05495189 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-02-27 [patent_title] => 'Non-overlap signal generation circuit' [patent_app_type] => 1 [patent_app_number] => 8/362315 [patent_app_country] => US [patent_app_date] => 1994-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3154 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 239 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/495/05495189.pdf [firstpage_image] =>[orig_patent_app_number] => 362315 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3497758 [patent_doc_number] => 05537060 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-07-16 [patent_title] => 'Output buffer circuit for memory device' [patent_app_type] => 1 [patent_app_number] => 8/362301 [patent_app_country] => US [patent_app_date] => 1994-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 5051 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 211 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/537/05537060.pdf [firstpage_image] =>[orig_patent_app_number] => 362301 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3597835 [patent_doc_number] => 05521537 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-28 [patent_title] => 'Bus interface logic integrated circuit' [patent_app_type] => 1 [patent_app_number] => 8/363645 [patent_app_country] => US [patent_app_date] => 1994-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1908 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/521/05521537.pdf [firstpage_image] =>[orig_patent_app_number] => 363645 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3510635 [patent_doc_number] => 05514983 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-07 [patent_title] => 'CMOS full duplex transmission-reception circuit' [patent_app_type] => 1 [patent_app_number] => 8/360325 [patent_app_country] => US [patent_app_date] => 1994-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 5534 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 269 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/514/05514983.pdf [firstpage_image] =>[orig_patent_app_number] => 360325 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3593875 [patent_doc_number] => 05517130 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-05-14 [patent_title] => 'Method and structure for reducing noise in output buffer circuits' [patent_app_type] => 1 [patent_app_number] => 8/359902 [patent_app_country] => US [patent_app_date] => 1994-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2745 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/517/05517130.pdf [firstpage_image] =>[orig_patent_app_number] => 359902 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3462773 [patent_doc_number] => 05473263 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-12-05 [patent_title] => 'Negative feedback to reduce voltage oscillation in CMOS output buffers' [patent_app_type] => 1 [patent_app_number] => 8/359235 [patent_app_country] => US [patent_app_date] => 1994-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 12 [patent_no_of_words] => 5145 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 235 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/473/05473263.pdf [firstpage_image] =>[orig_patent_app_number] => 359235 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3569565 [patent_doc_number] => 05483181 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-09 [patent_title] => 'Dynamic logic circuit with reduced charge leakage' [patent_app_type] => 1 [patent_app_number] => 8/357033 [patent_app_country] => US [patent_app_date] => 1994-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 3897 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/483/05483181.pdf [firstpage_image] =>[orig_patent_app_number] => 357033 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3655415 [patent_doc_number] => 05606270 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-25 [patent_title] => 'Dynamic clocked inverter latch with reduced charge leakage' [patent_app_type] => 1 [patent_app_number] => 8/357607 [patent_app_country] => US [patent_app_date] => 1994-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 3573 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/606/05606270.pdf [firstpage_image] =>[orig_patent_app_number] => 357607 [rel_patent_id] =>[rel_patent_doc_number] =>)