Andrew Sanders

Array ( [id] => 3122477 [patent_doc_number] => 05450027 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-09-12 [patent_title] => 'Low-power-dissipation CMOS circuits' [patent_app_type] => 1 [patent_app_number] => 8/225950 [patent_app_country] => US [patent_app_date] => 1994-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 12 [patent_no_of_words] => 5480 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/450/05450027.pdf [firstpage_image] =>[orig_patent_app_number] => 225950 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3118564 [patent_doc_number] => 05396127 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-03-07 [patent_title] => 'Programmable application specific integrated circuit and logic cell therefor' [patent_app_type] => 1 [patent_app_number] => 8/222726 [patent_app_country] => US [patent_app_date] => 1994-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 6707 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/396/05396127.pdf [firstpage_image] =>[orig_patent_app_number] => 222726 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3477632 [patent_doc_number] => 05477168 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-12-19 [patent_title] => 'Finite state machine with means for the reduction of noise effects' [patent_app_type] => 1 [patent_app_number] => 8/219060 [patent_app_country] => US [patent_app_date] => 1994-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2881 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/477/05477168.pdf [firstpage_image] =>[orig_patent_app_number] => 219060 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3043838 [patent_doc_number] => 05376845 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-12-27 [patent_title] => 'Apparatus and method for ECL-like signal to CMOS signal conversion' [patent_app_type] => 1 [patent_app_number] => 8/215166 [patent_app_country] => US [patent_app_date] => 1994-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 5286 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/376/05376845.pdf [firstpage_image] =>[orig_patent_app_number] => 215166 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3530674 [patent_doc_number] => 05528174 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-18 [patent_title] => 'Devices for implementing microwave phase logic' [patent_app_type] => 1 [patent_app_number] => 8/209264 [patent_app_country] => US [patent_app_date] => 1994-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 8353 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 268 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/528/05528174.pdf [firstpage_image] =>[orig_patent_app_number] => 209264 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3447176 [patent_doc_number] => 05430391 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-04 [patent_title] => 'Data input/output control circuit' [patent_app_type] => 1 [patent_app_number] => 8/198066 [patent_app_country] => US [patent_app_date] => 1994-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 4317 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 275 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/430/05430391.pdf [firstpage_image] =>[orig_patent_app_number] => 198066 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3450214 [patent_doc_number] => 05420456 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-30 [patent_title] => 'ZAG fuse for reduced blow-current application' [patent_app_type] => 1 [patent_app_number] => 8/193927 [patent_app_country] => US [patent_app_date] => 1994-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 2889 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 206 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/420/05420456.pdf [firstpage_image] =>[orig_patent_app_number] => 193927 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3430225 [patent_doc_number] => 05416367 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-16 [patent_title] => 'Programmable application specific integrated circuit and logic cell therefor' [patent_app_type] => 1 [patent_app_number] => 8/189352 [patent_app_country] => US [patent_app_date] => 1994-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 34 [patent_figures_cnt] => 44 [patent_no_of_words] => 8211 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 233 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/416/05416367.pdf [firstpage_image] =>[orig_patent_app_number] => 189352 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3122330 [patent_doc_number] => 05450019 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-09-12 [patent_title] => 'Precharging output driver circuit' [patent_app_type] => 1 [patent_app_number] => 8/185650 [patent_app_country] => US [patent_app_date] => 1994-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 9289 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 207 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/450/05450019.pdf [firstpage_image] =>[orig_patent_app_number] => 185650 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3494850 [patent_doc_number] => 05471158 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-11-28 [patent_title] => 'Pre-charge triggering to increase throughput by initiating register output at beginning of pre-charge phase' [patent_app_type] => 1 [patent_app_number] => 8/184409 [patent_app_country] => US [patent_app_date] => 1994-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 4024 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/471/05471158.pdf [firstpage_image] =>[orig_patent_app_number] => 184409 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3433233 [patent_doc_number] => 05455524 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-10-03 [patent_title] => 'CMOS integrated circuit device and data processing system using the same' [patent_app_type] => 1 [patent_app_number] => 8/184067 [patent_app_country] => US [patent_app_date] => 1994-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 15 [patent_no_of_words] => 7288 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/455/05455524.pdf [firstpage_image] =>[orig_patent_app_number] => 184067 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3447276 [patent_doc_number] => 05430398 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-07-04 [patent_title] => 'BiCMOS buffer circuit' [patent_app_type] => 1 [patent_app_number] => 8/176558 [patent_app_country] => US [patent_app_date] => 1994-01-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 1547 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 192 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/430/05430398.pdf [firstpage_image] =>[orig_patent_app_number] => 176558 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3494721 [patent_doc_number] => 05471150 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-11-28 [patent_title] => 'Buffer with high and low speed input buffers' [patent_app_type] => 1 [patent_app_number] => 8/171468 [patent_app_country] => US [patent_app_date] => 1993-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2480 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/471/05471150.pdf [firstpage_image] =>[orig_patent_app_number] => 171468 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3012313 [patent_doc_number] => 05331227 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-07-19 [patent_title] => 'Programmable logic device macrocell with an exclusive feedback line and an exclusive external input line' [patent_app_type] => 1 [patent_app_number] => 8/166662 [patent_app_country] => US [patent_app_date] => 1993-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1445 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 291 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/331/05331227.pdf [firstpage_image] =>[orig_patent_app_number] => 166662 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3454341 [patent_doc_number] => 05424658 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-06-13 [patent_title] => 'Bipolar ECL to inverted CMOS level translator' [patent_app_type] => 1 [patent_app_number] => 8/165156 [patent_app_country] => US [patent_app_date] => 1993-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1458 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 223 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/424/05424658.pdf [firstpage_image] =>[orig_patent_app_number] => 165156 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3420607 [patent_doc_number] => 05394031 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-02-28 [patent_title] => 'Apparatus and method to improve programming speed of field programmable gate arrays' [patent_app_type] => 1 [patent_app_number] => 8/163952 [patent_app_country] => US [patent_app_date] => 1993-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 4365 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/394/05394031.pdf [firstpage_image] =>[orig_patent_app_number] => 163952 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3450571 [patent_doc_number] => 05387828 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-02-07 [patent_title] => 'High-speed level shifter with simple circuit arrangement' [patent_app_type] => 1 [patent_app_number] => 8/161753 [patent_app_country] => US [patent_app_date] => 1993-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 13 [patent_no_of_words] => 3246 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 243 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/387/05387828.pdf [firstpage_image] =>[orig_patent_app_number] => 161753 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3433288 [patent_doc_number] => 05455528 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-10-03 [patent_title] => 'CMOS circuit for implementing Boolean functions' [patent_app_type] => 1 [patent_app_number] => 8/152764 [patent_app_country] => US [patent_app_date] => 1993-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 17 [patent_no_of_words] => 5962 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/455/05455528.pdf [firstpage_image] =>[orig_patent_app_number] => 152764 [rel_patent_id] =>[rel_patent_doc_number] =>)