
Andrew W. Chriss
Supervisory Patent Examiner (ID: 3398, Phone: (571)272-1774 , Office: P/2479 )
| Most Active Art Unit | 2472 |
| Art Unit(s) | 2419, 2472, 2609, 2479, 2619, 2400, 2416 |
| Total Applications | 328 |
| Issued Applications | 163 |
| Pending Applications | 87 |
| Abandoned Applications | 81 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13161147
[patent_doc_number] => 10097311
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-09
[patent_title] => Transmitter, receiver, and signal processing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/403812
[patent_app_country] => US
[patent_app_date] => 2017-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 13766
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15403812
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/403812 | Transmitter, receiver, and signal processing method thereof | Jan 10, 2017 | Issued |
Array
(
[id] => 15137021
[patent_doc_number] => 10481978
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-11-19
[patent_title] => Optimal slice encoding strategies within a dispersed storage unit
[patent_app_type] => utility
[patent_app_number] => 15/402551
[patent_app_country] => US
[patent_app_date] => 2017-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 7204
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15402551
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/402551 | Optimal slice encoding strategies within a dispersed storage unit | Jan 9, 2017 | Issued |
Array
(
[id] => 14152893
[patent_doc_number] => 10256840
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-09
[patent_title] => ECC word configuration for system-level ECC compatibility
[patent_app_type] => utility
[patent_app_number] => 15/385130
[patent_app_country] => US
[patent_app_date] => 2016-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 12274
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15385130
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/385130 | ECC word configuration for system-level ECC compatibility | Dec 19, 2016 | Issued |
Array
(
[id] => 13042897
[patent_doc_number] => 10043588
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-07
[patent_title] => Memory device
[patent_app_type] => utility
[patent_app_number] => 15/380475
[patent_app_country] => US
[patent_app_date] => 2016-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 6162
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15380475
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/380475 | Memory device | Dec 14, 2016 | Issued |
Array
(
[id] => 13185931
[patent_doc_number] => 10108485
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-23
[patent_title] => Method for automatic correction of nonvolatile memory in information handling systems
[patent_app_type] => utility
[patent_app_number] => 15/380242
[patent_app_country] => US
[patent_app_date] => 2016-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4112
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 288
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15380242
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/380242 | Method for automatic correction of nonvolatile memory in information handling systems | Dec 14, 2016 | Issued |
Array
(
[id] => 12060652
[patent_doc_number] => 20170336996
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-23
[patent_title] => 'STORAGE IN FLASH MEMORY'
[patent_app_type] => utility
[patent_app_number] => 15/380509
[patent_app_country] => US
[patent_app_date] => 2016-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6575
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15380509
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/380509 | Storage in flash memory | Dec 14, 2016 | Issued |
Array
(
[id] => 12844795
[patent_doc_number] => 20180173438
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-21
[patent_title] => EFFICIENT DATA CONSISTENCY VERIFICATION FOR FLASH STORAGE
[patent_app_type] => utility
[patent_app_number] => 15/380069
[patent_app_country] => US
[patent_app_date] => 2016-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4569
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15380069
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/380069 | Efficient data consistency verification for flash storage | Dec 14, 2016 | Issued |
Array
(
[id] => 12844801
[patent_doc_number] => 20180173440
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-21
[patent_title] => LOW LATENCY LATERAL DECODING OF DATA FOR RETRIEVAL FROM MAGNETIC TAPE
[patent_app_type] => utility
[patent_app_number] => 15/380987
[patent_app_country] => US
[patent_app_date] => 2016-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15330
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15380987
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/380987 | Low latency lateral decoding of data for retrieval from magnetic tape | Dec 14, 2016 | Issued |
Array
(
[id] => 14599605
[patent_doc_number] => 10352992
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-07-16
[patent_title] => Quantum error-correction in microwave integrated quantum circuits
[patent_app_type] => utility
[patent_app_number] => 15/380822
[patent_app_country] => US
[patent_app_date] => 2016-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 15
[patent_no_of_words] => 13656
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15380822
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/380822 | Quantum error-correction in microwave integrated quantum circuits | Dec 14, 2016 | Issued |
Array
(
[id] => 11695128
[patent_doc_number] => 20170170845
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-15
[patent_title] => 'STORAGE DEVICE AND OPERATING METHOD OF STORAGE DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/379110
[patent_app_country] => US
[patent_app_date] => 2016-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 16728
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15379110
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/379110 | Storage device and operating method of storage device | Dec 13, 2016 | Issued |
Array
(
[id] => 11732618
[patent_doc_number] => 20170194061
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-06
[patent_title] => 'INFORMATION PROCESSING APPARATUS AND METHOD OF CONTROLLING ARITHMETIC PROCESSING APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 15/378119
[patent_app_country] => US
[patent_app_date] => 2016-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5627
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15378119
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/378119 | Information processing apparatus and method of controlling arithmetic processing apparatus | Dec 13, 2016 | Issued |
Array
(
[id] => 14009473
[patent_doc_number] => 10223195
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-05
[patent_title] => Counter in a flash memory
[patent_app_type] => utility
[patent_app_number] => 15/378569
[patent_app_country] => US
[patent_app_date] => 2016-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 4169
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15378569
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/378569 | Counter in a flash memory | Dec 13, 2016 | Issued |
Array
(
[id] => 13058465
[patent_doc_number] => 10050643
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-14
[patent_title] => Low-density parity-check apparatus and operation method thereof
[patent_app_type] => utility
[patent_app_number] => 15/379454
[patent_app_country] => US
[patent_app_date] => 2016-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3982
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15379454
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/379454 | Low-density parity-check apparatus and operation method thereof | Dec 13, 2016 | Issued |
Array
(
[id] => 11608945
[patent_doc_number] => 20170126250
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-04
[patent_title] => 'BIT INTERLEAVER FOR LOW-DENSITY PARITY CHECK CODEWORD HAVING LENGTH OF 64800 AND CODE RATE OF 3/15 AND 64-SYMBOL MAPPING, AND BIT INTERLEAVING METHOD USING SAME'
[patent_app_type] => utility
[patent_app_number] => 15/374609
[patent_app_country] => US
[patent_app_date] => 2016-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6953
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15374609
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/374609 | Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 3/15 and 64-symbol mapping, and bit interleaving method using same | Dec 8, 2016 | Issued |
Array
(
[id] => 11518263
[patent_doc_number] => 20170085339
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-23
[patent_title] => 'MODULATOR AND MODULATION METHOD USING NON-UNIFORM 16-SYMBOL SIGNAL CONSTELLATION FOR LOW-DENSITY PARITY CHECK CODEWORD HAVING 2/15 CODE RATE'
[patent_app_type] => utility
[patent_app_number] => 15/368287
[patent_app_country] => US
[patent_app_date] => 2016-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8865
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15368287
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/368287 | Modulator and modulation method using non-uniform 16-symbol signal constellation for low-density parity check codeword having 2/15 code rate | Dec 1, 2016 | Issued |
Array
(
[id] => 13122501
[patent_doc_number] => 10079613
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-09-18
[patent_title] => Data mapping scheme for generalized product codes
[patent_app_type] => utility
[patent_app_number] => 15/356069
[patent_app_country] => US
[patent_app_date] => 2016-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4028
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15356069
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/356069 | Data mapping scheme for generalized product codes | Nov 17, 2016 | Issued |
Array
(
[id] => 12756316
[patent_doc_number] => 20180143939
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-24
[patent_title] => Flow Control in Remote Direct Memory Access Data Communications with Mirroring of Ring Buffers
[patent_app_type] => utility
[patent_app_number] => 15/356076
[patent_app_country] => US
[patent_app_date] => 2016-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10962
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 229
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15356076
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/356076 | Flow control in remote direct memory access data communications with mirroring of ring buffers | Nov 17, 2016 | Issued |
Array
(
[id] => 12754243
[patent_doc_number] => 20180143248
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-24
[patent_title] => EARLY DEVELOPMENT OF A DATABASE OF FAIL SIGNATURES FOR SYSTEMATIC DEFECTS IN INTEGRATED CIRCUIT (IC) CHIPS
[patent_app_type] => utility
[patent_app_number] => 15/355256
[patent_app_country] => US
[patent_app_date] => 2016-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7061
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15355256
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/355256 | Early development of a database of fail signatures for systematic defects in integrated circuit (IC) chips | Nov 17, 2016 | Issued |
Array
(
[id] => 14091583
[patent_doc_number] => 10241694
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-26
[patent_title] => Reducing data stored when using multiple information dispersal algorithms
[patent_app_type] => utility
[patent_app_number] => 15/352710
[patent_app_country] => US
[patent_app_date] => 2016-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 8017
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15352710
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/352710 | Reducing data stored when using multiple information dispersal algorithms | Nov 15, 2016 | Issued |
Array
(
[id] => 13974177
[patent_doc_number] => 10216444
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-26
[patent_title] => Requester specified transformations of encoded data in dispersed storage network memory
[patent_app_type] => utility
[patent_app_number] => 15/353024
[patent_app_country] => US
[patent_app_date] => 2016-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 7019
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 279
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15353024
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/353024 | Requester specified transformations of encoded data in dispersed storage network memory | Nov 15, 2016 | Issued |