
Andrew W. Chriss
Supervisory Patent Examiner (ID: 3398, Phone: (571)272-1774 , Office: P/2479 )
| Most Active Art Unit | 2472 |
| Art Unit(s) | 2419, 2472, 2609, 2479, 2619, 2400, 2416 |
| Total Applications | 328 |
| Issued Applications | 163 |
| Pending Applications | 87 |
| Abandoned Applications | 81 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 12500550
[patent_doc_number] => 09998148
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-12
[patent_title] => Techniques for low complexity turbo product code decoding
[patent_app_type] => utility
[patent_app_number] => 15/159331
[patent_app_country] => US
[patent_app_date] => 2016-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6784
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15159331
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/159331 | Techniques for low complexity turbo product code decoding | May 18, 2016 | Issued |
Array
(
[id] => 13216009
[patent_doc_number] => 10122384
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-06
[patent_title] => Logical interleaver
[patent_app_type] => utility
[patent_app_number] => 15/157814
[patent_app_country] => US
[patent_app_date] => 2016-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 4931
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15157814
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/157814 | Logical interleaver | May 17, 2016 | Issued |
Array
(
[id] => 12295905
[patent_doc_number] => 09935659
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-03
[patent_title] => Performance optimization in soft decoding for turbo product codes
[patent_app_type] => utility
[patent_app_number] => 15/158416
[patent_app_country] => US
[patent_app_date] => 2016-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 9111
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15158416
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/158416 | Performance optimization in soft decoding for turbo product codes | May 17, 2016 | Issued |
Array
(
[id] => 13072251
[patent_doc_number] => 10056920
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-08-21
[patent_title] => Data storage device encoding and interleaving codewords to improve trellis sequence detection
[patent_app_type] => utility
[patent_app_number] => 15/157289
[patent_app_country] => US
[patent_app_date] => 2016-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 4105
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15157289
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/157289 | Data storage device encoding and interleaving codewords to improve trellis sequence detection | May 16, 2016 | Issued |
Array
(
[id] => 11314071
[patent_doc_number] => 20160350181
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-01
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE, MEMORY SYSTEM INCLUDING THE SAME, AND METHOD OF ERROR CORRECTION OF THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/156804
[patent_app_country] => US
[patent_app_date] => 2016-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 9460
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15156804
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/156804 | Semiconductor memory device, memory system including the same, and method of error correction of the same | May 16, 2016 | Issued |
Array
(
[id] => 13086363
[patent_doc_number] => 10063257
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-08-28
[patent_title] => Data storage device encoding and interleaving codewords to improve trellis sequence detection
[patent_app_type] => utility
[patent_app_number] => 15/154165
[patent_app_country] => US
[patent_app_date] => 2016-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 3849
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15154165
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/154165 | Data storage device encoding and interleaving codewords to improve trellis sequence detection | May 12, 2016 | Issued |
Array
(
[id] => 13290841
[patent_doc_number] => 10156607
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-18
[patent_title] => Bidirectional scan chain structure and method
[patent_app_type] => utility
[patent_app_number] => 15/135083
[patent_app_country] => US
[patent_app_date] => 2016-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 29
[patent_no_of_words] => 6029
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15135083
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/135083 | Bidirectional scan chain structure and method | Apr 20, 2016 | Issued |
Array
(
[id] => 11035116
[patent_doc_number] => 20160232072
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-11
[patent_title] => 'DETECTION AND HANDLING OF VIRTUAL NETWORK APPLIANCE FAILURES'
[patent_app_type] => utility
[patent_app_number] => 15/130480
[patent_app_country] => US
[patent_app_date] => 2016-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5409
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15130480
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/130480 | Detection and handling of virtual network appliance failures | Apr 14, 2016 | Issued |
Array
(
[id] => 14477331
[patent_doc_number] => 20190190315
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-20
[patent_title] => APPARATUS AND METHOD FOR ENSURING RELIABILITY OF PROTECTION TRIP OF INTELLIGENT SUBSTATION
[patent_app_type] => utility
[patent_app_number] => 16/062635
[patent_app_country] => US
[patent_app_date] => 2016-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2762
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16062635
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/062635 | Apparatus and method for ensuring reliability of trip protection of intelligent substation | Apr 13, 2016 | Issued |
Array
(
[id] => 11416126
[patent_doc_number] => 09562945
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-02-07
[patent_title] => 'Modifying a scan chain for improved fault diagnosis of integrated circuits'
[patent_app_type] => utility
[patent_app_number] => 15/097778
[patent_app_country] => US
[patent_app_date] => 2016-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6887
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 242
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15097778
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/097778 | Modifying a scan chain for improved fault diagnosis of integrated circuits | Apr 12, 2016 | Issued |
Array
(
[id] => 12971053
[patent_doc_number] => 09876608
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-01-23
[patent_title] => Encoding apparatus and encoding method
[patent_app_type] => utility
[patent_app_number] => 15/080760
[patent_app_country] => US
[patent_app_date] => 2016-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 13869
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 308
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15080760
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/080760 | Encoding apparatus and encoding method | Mar 24, 2016 | Issued |
Array
(
[id] => 12236800
[patent_doc_number] => 20180069662
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-08
[patent_title] => 'INFORMATION PROCESSING APPARATUS, COMMUNICATION SYSTEM, INFORMATION PROCESSING METHOD AND PROGRAM'
[patent_app_type] => utility
[patent_app_number] => 15/559304
[patent_app_country] => US
[patent_app_date] => 2016-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 19730
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15559304
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/559304 | Information processing apparatus, communication system, information processing method and program | Mar 23, 2016 | Issued |
Array
(
[id] => 11973294
[patent_doc_number] => 20170277448
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-28
[patent_title] => 'END OF LIFE EXTENSION OF SOLID STATE MEMORY'
[patent_app_type] => utility
[patent_app_number] => 15/078151
[patent_app_country] => US
[patent_app_date] => 2016-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6651
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15078151
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/078151 | End of life extension of solid state memory | Mar 22, 2016 | Issued |
Array
(
[id] => 13113045
[patent_doc_number] => 10075191
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-09-11
[patent_title] => Method for decoding bits-by varying LLR values in a solid-state drive, and solid-state drive implementing the method
[patent_app_type] => utility
[patent_app_number] => 15/076401
[patent_app_country] => US
[patent_app_date] => 2016-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 11218
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15076401
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/076401 | Method for decoding bits-by varying LLR values in a solid-state drive, and solid-state drive implementing the method | Mar 20, 2016 | Issued |
Array
(
[id] => 11078007
[patent_doc_number] => 20160274971
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-22
[patent_title] => 'LDPC DECODER, SEMICONDUCTOR MEMORY SYSTEM AND OPERATING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/075986
[patent_app_country] => US
[patent_app_date] => 2016-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 12775
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15075986
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/075986 | LDPC decoder, semiconductor memory system and operating method thereof | Mar 20, 2016 | Issued |
Array
(
[id] => 11966876
[patent_doc_number] => 20170271029
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-21
[patent_title] => 'RAID DECODING ARCHITECTURE WITH REDUCED BANDWIDTH'
[patent_app_type] => utility
[patent_app_number] => 15/073665
[patent_app_country] => US
[patent_app_date] => 2016-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2208
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15073665
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/073665 | Raid decoding architecture with reduced bandwidth | Mar 17, 2016 | Issued |
Array
(
[id] => 11716171
[patent_doc_number] => 20170184670
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-29
[patent_title] => 'TEST CIRCUIT BOARD ADAPTED TO BE USED ON SERIAL ADVANCED TECHNOLOGY ATTACHMENT CONNECTOR'
[patent_app_type] => utility
[patent_app_number] => 15/073576
[patent_app_country] => US
[patent_app_date] => 2016-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2037
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15073576
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/073576 | TEST CIRCUIT BOARD ADAPTED TO BE USED ON SERIAL ADVANCED TECHNOLOGY ATTACHMENT CONNECTOR | Mar 16, 2016 | Abandoned |
Array
(
[id] => 11340195
[patent_doc_number] => 20160365951
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-15
[patent_title] => 'SYSTEM AND METHOD FOR RETRANSMITTING RECEIVED DATA USING INDEX CODING AND STATISTICAL CHARACTERISTICS'
[patent_app_type] => utility
[patent_app_number] => 15/072982
[patent_app_country] => US
[patent_app_date] => 2016-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7620
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15072982
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/072982 | System and method for retransmitting received data using index coding and statistical characteristics | Mar 16, 2016 | Issued |
Array
(
[id] => 13058463
[patent_doc_number] => 10050642
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-14
[patent_title] => Low power scheme for bit flipping low density parity check decoder
[patent_app_type] => utility
[patent_app_number] => 15/073606
[patent_app_country] => US
[patent_app_date] => 2016-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1819
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15073606
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/073606 | Low power scheme for bit flipping low density parity check decoder | Mar 16, 2016 | Issued |
Array
(
[id] => 11557573
[patent_doc_number] => 20170103819
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-13
[patent_title] => 'SEMICONDUCTOR DEVICES'
[patent_app_type] => utility
[patent_app_number] => 15/057472
[patent_app_country] => US
[patent_app_date] => 2016-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5255
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15057472
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/057472 | Semiconductor devices | Feb 29, 2016 | Issued |