
Andy Huynh
Examiner (ID: 18122, Phone: (571)272-1781 , Office: P/2818 )
| Most Active Art Unit | 2818 |
| Art Unit(s) | 2818 |
| Total Applications | 1643 |
| Issued Applications | 1476 |
| Pending Applications | 22 |
| Abandoned Applications | 145 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16760060
[patent_doc_number] => 10978618
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-13
[patent_title] => Semiconductor light emitting device
[patent_app_type] => utility
[patent_app_number] => 17/005643
[patent_app_country] => US
[patent_app_date] => 2020-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 24
[patent_no_of_words] => 8698
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 293
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17005643
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/005643 | Semiconductor light emitting device | Aug 27, 2020 | Issued |
Array
(
[id] => 16301123
[patent_doc_number] => 20200286846
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-10
[patent_title] => SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/883881
[patent_app_country] => US
[patent_app_date] => 2020-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4050
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16883881
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/883881 | Semiconductor structure and manufacturing method thereof | May 25, 2020 | Issued |
Array
(
[id] => 16301134
[patent_doc_number] => 20200286857
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-10
[patent_title] => VERTICAL TRANSISTOR DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/881675
[patent_app_country] => US
[patent_app_date] => 2020-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5176
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16881675
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/881675 | Vertical transistor device and method for fabricating the same | May 21, 2020 | Issued |
Array
(
[id] => 16502572
[patent_doc_number] => 10867970
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-15
[patent_title] => Semiconductor package
[patent_app_type] => utility
[patent_app_number] => 16/881767
[patent_app_country] => US
[patent_app_date] => 2020-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 15346
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 293
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16881767
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/881767 | Semiconductor package | May 21, 2020 | Issued |
Array
(
[id] => 16194179
[patent_doc_number] => 20200235028
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-23
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/839964
[patent_app_country] => US
[patent_app_date] => 2020-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4950
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16839964
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/839964 | Semiconductor device and method for fabricating the same | Apr 2, 2020 | Issued |
Array
(
[id] => 16180421
[patent_doc_number] => 20200227390
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-16
[patent_title] => METHOD FOR FABRICATING ELECTRONIC PACKAGE WITH CONDUCTIVE PILLARS
[patent_app_type] => utility
[patent_app_number] => 16/837470
[patent_app_country] => US
[patent_app_date] => 2020-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4193
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16837470
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/837470 | Method for fabricating electronic package with conductive pillars | Mar 31, 2020 | Issued |
Array
(
[id] => 16180590
[patent_doc_number] => 20200227559
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-16
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/835526
[patent_app_country] => US
[patent_app_date] => 2020-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4247
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 228
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16835526
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/835526 | Semiconductor device | Mar 30, 2020 | Issued |
Array
(
[id] => 15905867
[patent_doc_number] => 20200152454
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-14
[patent_title] => MULTI-STATE DEVICE BASED ON ION TRAPPING
[patent_app_type] => utility
[patent_app_number] => 16/725488
[patent_app_country] => US
[patent_app_date] => 2019-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4575
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16725488
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/725488 | Multi-state device based on ion trapping | Dec 22, 2019 | Issued |
Array
(
[id] => 15873695
[patent_doc_number] => 20200144251
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-07
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING VERTICAL ROUTING STRUCTURE AND METHOD FOR MANUFACURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/725684
[patent_app_country] => US
[patent_app_date] => 2019-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12292
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16725684
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/725684 | Semiconductor device including vertical routing structure and method for manufacturing the same | Dec 22, 2019 | Issued |
Array
(
[id] => 16700048
[patent_doc_number] => 10950656
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-16
[patent_title] => Semiconductor memory device and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 16/714968
[patent_app_country] => US
[patent_app_date] => 2019-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 7306
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16714968
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/714968 | Semiconductor memory device and method for fabricating the same | Dec 15, 2019 | Issued |
Array
(
[id] => 16502630
[patent_doc_number] => 10868028
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-15
[patent_title] => Flash memory structure with reduced dimension of gate structure and methods of forming thereof
[patent_app_type] => utility
[patent_app_number] => 16/711265
[patent_app_country] => US
[patent_app_date] => 2019-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 7314
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16711265
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/711265 | Flash memory structure with reduced dimension of gate structure and methods of forming thereof | Dec 10, 2019 | Issued |
Array
(
[id] => 15745971
[patent_doc_number] => 20200111875
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-09
[patent_title] => SEMICONDUCTOR DEVICE, INVERTER CIRCUIT, AND VEHICLE
[patent_app_type] => utility
[patent_app_number] => 16/710278
[patent_app_country] => US
[patent_app_date] => 2019-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13794
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16710278
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/710278 | Semiconductor device, inverter circuit, and vehicle | Dec 10, 2019 | Issued |
Array
(
[id] => 16448341
[patent_doc_number] => 10840272
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-17
[patent_title] => Display device
[patent_app_type] => utility
[patent_app_number] => 16/704228
[patent_app_country] => US
[patent_app_date] => 2019-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 18
[patent_no_of_words] => 9994
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16704228
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/704228 | Display device | Dec 4, 2019 | Issued |
Array
(
[id] => 15717087
[patent_doc_number] => 20200105311
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-02
[patent_title] => Integrated Assemblies Which Include Non-Conductive-Semiconductor-Material and Conductive-Semiconductor-Material, and Methods of Forming Integrated Assemblies
[patent_app_type] => utility
[patent_app_number] => 16/702926
[patent_app_country] => US
[patent_app_date] => 2019-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5775
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16702926
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/702926 | Integrated assemblies which include non-conductive-semiconductor-material and conductive-semiconductor-material, and methods of forming integrated assemblies | Dec 3, 2019 | Issued |
Array
(
[id] => 16448267
[patent_doc_number] => 10840198
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-17
[patent_title] => Pad structure and manufacturing method thereof in semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/689934
[patent_app_country] => US
[patent_app_date] => 2019-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6299
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16689934
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/689934 | Pad structure and manufacturing method thereof in semiconductor device | Nov 19, 2019 | Issued |
Array
(
[id] => 16495903
[patent_doc_number] => 10861955
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-08
[patent_title] => Fabrication methods of insulated gate bipolar transistors
[patent_app_type] => utility
[patent_app_number] => 16/680653
[patent_app_country] => US
[patent_app_date] => 2019-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 14
[patent_no_of_words] => 7089
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16680653
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/680653 | Fabrication methods of insulated gate bipolar transistors | Nov 11, 2019 | Issued |
Array
(
[id] => 16448415
[patent_doc_number] => 10840346
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-17
[patent_title] => Raised epitaxial LDD in MuGFETs and methods for forming the same
[patent_app_type] => utility
[patent_app_number] => 16/568847
[patent_app_country] => US
[patent_app_date] => 2019-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 24
[patent_no_of_words] => 4388
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16568847
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/568847 | Raised epitaxial LDD in MuGFETs and methods for forming the same | Sep 11, 2019 | Issued |
Array
(
[id] => 16594175
[patent_doc_number] => 10903453
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-26
[patent_title] => Light-emitting device and electronic device
[patent_app_type] => utility
[patent_app_number] => 16/536609
[patent_app_country] => US
[patent_app_date] => 2019-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 47
[patent_no_of_words] => 29254
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16536609
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/536609 | Light-emitting device and electronic device | Aug 8, 2019 | Issued |
Array
(
[id] => 16521829
[patent_doc_number] => 10873055
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-22
[patent_title] => Display panel having light guiding medium structure and display device
[patent_app_type] => utility
[patent_app_number] => 16/513332
[patent_app_country] => US
[patent_app_date] => 2019-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 6143
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16513332
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/513332 | Display panel having light guiding medium structure and display device | Jul 15, 2019 | Issued |
Array
(
[id] => 16645583
[patent_doc_number] => 10923451
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-16
[patent_title] => Semiconductor dies having ultra-thin wafer backmetal systems, microelectronic devices containing the same, and associated fabrication methods
[patent_app_type] => utility
[patent_app_number] => 16/513246
[patent_app_country] => US
[patent_app_date] => 2019-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 13
[patent_no_of_words] => 11353
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16513246
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/513246 | Semiconductor dies having ultra-thin wafer backmetal systems, microelectronic devices containing the same, and associated fabrication methods | Jul 15, 2019 | Issued |