
Angel Roman
Examiner (ID: 12462, Phone: (571)272-6369 , Office: P/2817 )
| Most Active Art Unit | 2812 |
| Art Unit(s) | 2812, 2817 |
| Total Applications | 1182 |
| Issued Applications | 1021 |
| Pending Applications | 19 |
| Abandoned Applications | 148 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 12481491
[patent_doc_number] => 09992430
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-05
[patent_title] => Per-pixel performance improvement for combined visible and infrared image sensor arrays
[patent_app_type] => utility
[patent_app_number] => 15/184293
[patent_app_country] => US
[patent_app_date] => 2016-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 4554
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15184293
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/184293 | Per-pixel performance improvement for combined visible and infrared image sensor arrays | Jun 15, 2016 | Issued |
Array
(
[id] => 12800593
[patent_doc_number] => 20180158700
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-07
[patent_title] => SUBSTRATE PROCESSING SYSTEM AND SUBSTRATE PROCESSING METHOD
[patent_app_type] => utility
[patent_app_number] => 15/737641
[patent_app_country] => US
[patent_app_date] => 2016-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6825
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15737641
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/737641 | Substrate processing system and substrate processing method | Jun 13, 2016 | Issued |
Array
(
[id] => 12873304
[patent_doc_number] => 20180182943
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-28
[patent_title] => COMPONENT AND METHOD OF PRODUCING A COMPONENT
[patent_app_type] => utility
[patent_app_number] => 15/735990
[patent_app_country] => US
[patent_app_date] => 2016-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9214
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15735990
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/735990 | Component and method of producing a component | Jun 13, 2016 | Issued |
Array
(
[id] => 11307617
[patent_doc_number] => 09515022
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-12-06
[patent_title] => 'Semiconductor device with air gap and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 15/170345
[patent_app_country] => US
[patent_app_date] => 2016-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 32
[patent_no_of_words] => 14297
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15170345
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/170345 | Semiconductor device with air gap and method for fabricating the same | May 31, 2016 | Issued |
Array
(
[id] => 11391790
[patent_doc_number] => 09553041
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-01-24
[patent_title] => 'Semiconductor device package and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 15/162424
[patent_app_country] => US
[patent_app_date] => 2016-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 69
[patent_no_of_words] => 18185
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 302
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15162424
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/162424 | Semiconductor device package and manufacturing method thereof | May 22, 2016 | Issued |
Array
(
[id] => 15485553
[patent_doc_number] => 10558119
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-02-11
[patent_title] => Composition for coating resist pattern
[patent_app_type] => utility
[patent_app_number] => 15/577015
[patent_app_country] => US
[patent_app_date] => 2016-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 23844
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15577015
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/577015 | Composition for coating resist pattern | May 19, 2016 | Issued |
Array
(
[id] => 12873352
[patent_doc_number] => 20180182959
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-28
[patent_title] => METHOD FOR MANUFACTURING SECONDARY CELL
[patent_app_type] => utility
[patent_app_number] => 15/737731
[patent_app_country] => US
[patent_app_date] => 2016-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4508
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15737731
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/737731 | Method for manufacturing secondary cell | May 16, 2016 | Issued |
Array
(
[id] => 11293740
[patent_doc_number] => 20160343671
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-24
[patent_title] => 'METHOD OF FORMING ELECTROMAGNETIC INTERFERENCE SHIELDING LAYER OF BALL GRID ARRAY SEMICONDUCTOR PACKAGE AND BASE TAPE FOR THE METHOD'
[patent_app_type] => utility
[patent_app_number] => 15/155086
[patent_app_country] => US
[patent_app_date] => 2016-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2409
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15155086
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/155086 | Method of forming electromagnetic interference shielding layer of ball grid array semiconductor package and base tape for the method | May 15, 2016 | Issued |
Array
(
[id] => 11876359
[patent_doc_number] => 09748140
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-08-29
[patent_title] => 'Method of manufacturing semiconductor devices'
[patent_app_type] => utility
[patent_app_number] => 15/154677
[patent_app_country] => US
[patent_app_date] => 2016-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3859
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15154677
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/154677 | Method of manufacturing semiconductor devices | May 12, 2016 | Issued |
Array
(
[id] => 11270717
[patent_doc_number] => 20160333264
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-17
[patent_title] => 'COMPOSITION OF, AND METHOD FOR FORMING, A SEMICONDUCTOR STRUCTURE WITH MULTIPLE INSULATOR COATINGS'
[patent_app_type] => utility
[patent_app_number] => 15/154766
[patent_app_country] => US
[patent_app_date] => 2016-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6699
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15154766
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/154766 | Composition of, and method for forming, a semiconductor structure with multiple insulator coatings | May 12, 2016 | Issued |
Array
(
[id] => 11925544
[patent_doc_number] => 09793132
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-10-17
[patent_title] => 'Etch mask for hybrid laser scribing and plasma etch wafer singulation process'
[patent_app_type] => utility
[patent_app_number] => 15/154790
[patent_app_country] => US
[patent_app_date] => 2016-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 8503
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15154790
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/154790 | Etch mask for hybrid laser scribing and plasma etch wafer singulation process | May 12, 2016 | Issued |
Array
(
[id] => 12054650
[patent_doc_number] => 20170330993
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-16
[patent_title] => 'ROLL-TO-ROLL METALLIZATION OF SOLAR CELLS'
[patent_app_type] => utility
[patent_app_number] => 15/154821
[patent_app_country] => US
[patent_app_date] => 2016-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7236
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15154821
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/154821 | Roll-to-roll metallization of solar cells | May 12, 2016 | Issued |
Array
(
[id] => 11615448
[patent_doc_number] => 09653311
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-05-16
[patent_title] => '3D NAND staircase CD fabrication utilizing ruthenium material'
[patent_app_type] => utility
[patent_app_number] => 15/154599
[patent_app_country] => US
[patent_app_date] => 2016-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 15
[patent_no_of_words] => 9506
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15154599
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/154599 | 3D NAND staircase CD fabrication utilizing ruthenium material | May 12, 2016 | Issued |
Array
(
[id] => 12054460
[patent_doc_number] => 20170330804
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-16
[patent_title] => 'PREVENTION OF CHARGING DAMAGE IN FULL-DEPLETION DEVICES'
[patent_app_type] => utility
[patent_app_number] => 15/154525
[patent_app_country] => US
[patent_app_date] => 2016-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5746
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15154525
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/154525 | Prevention of charging damage in full-depletion devices | May 12, 2016 | Issued |
Array
(
[id] => 11597117
[patent_doc_number] => 09644271
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-05-09
[patent_title] => 'Systems and methods for using electrical asymmetry effect to control plasma process space in semiconductor fabrication'
[patent_app_type] => utility
[patent_app_number] => 15/154715
[patent_app_country] => US
[patent_app_date] => 2016-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 11488
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15154715
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/154715 | Systems and methods for using electrical asymmetry effect to control plasma process space in semiconductor fabrication | May 12, 2016 | Issued |
Array
(
[id] => 12012648
[patent_doc_number] => 09805969
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-31
[patent_title] => 'Calibration method for heat treatment units'
[patent_app_type] => utility
[patent_app_number] => 15/153509
[patent_app_country] => US
[patent_app_date] => 2016-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 5754
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15153509
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/153509 | Calibration method for heat treatment units | May 11, 2016 | Issued |
Array
(
[id] => 11630977
[patent_doc_number] => 20170141166
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-18
[patent_title] => 'METHOD OF MANUFACTURING ORGANIC LIGHT-EMITTING DISPLAY APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 15/153653
[patent_app_country] => US
[patent_app_date] => 2016-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4585
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15153653
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/153653 | METHOD OF MANUFACTURING ORGANIC LIGHT-EMITTING DISPLAY APPARATUS | May 11, 2016 | Abandoned |
Array
(
[id] => 11057424
[patent_doc_number] => 20160254387
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-01
[patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/150509
[patent_app_country] => US
[patent_app_date] => 2016-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 35
[patent_no_of_words] => 42389
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15150509
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/150509 | Method for manufacturing semiconductor device | May 9, 2016 | Issued |
Array
(
[id] => 11057424
[patent_doc_number] => 20160254387
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-01
[patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/150509
[patent_app_country] => US
[patent_app_date] => 2016-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 35
[patent_no_of_words] => 42389
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15150509
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/150509 | Method for manufacturing semiconductor device | May 9, 2016 | Issued |
Array
(
[id] => 11057424
[patent_doc_number] => 20160254387
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-01
[patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/150509
[patent_app_country] => US
[patent_app_date] => 2016-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 35
[patent_no_of_words] => 42389
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15150509
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/150509 | Method for manufacturing semiconductor device | May 9, 2016 | Issued |