
Angela R. Holmes
Examiner (ID: 13286, Phone: (571)270-3357 , Office: P/2497 )
| Most Active Art Unit | 2497 |
| Art Unit(s) | 2497, 2498, 2438 |
| Total Applications | 433 |
| Issued Applications | 374 |
| Pending Applications | 1 |
| Abandoned Applications | 61 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17933511
[patent_doc_number] => 20220328637
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-13
[patent_title] => Process and Structure for Source/Drain Contacts
[patent_app_type] => utility
[patent_app_number] => 17/338384
[patent_app_country] => US
[patent_app_date] => 2021-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7899
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17338384
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/338384 | Process and structure for source/drain contacts | Jun 2, 2021 | Issued |
Array
(
[id] => 19271635
[patent_doc_number] => 20240215342
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-27
[patent_title] => DISPLAY DEVICE, AND DISPLAY PANEL AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/915522
[patent_app_country] => US
[patent_app_date] => 2021-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10395
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17915522
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/915522 | DISPLAY DEVICE, AND DISPLAY PANEL AND MANUFACTURING METHOD THEREOF | May 27, 2021 | Pending |
Array
(
[id] => 17100123
[patent_doc_number] => 20210287914
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-16
[patent_title] => ETCHING PROCESS WITH IN-SITU FORMATION OF PROTECTIVE LAYER
[patent_app_type] => utility
[patent_app_number] => 17/334326
[patent_app_country] => US
[patent_app_date] => 2021-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5755
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 218
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17334326
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/334326 | Etching process with in-situ formation of protective layer | May 27, 2021 | Issued |
Array
(
[id] => 18040382
[patent_doc_number] => 20220384599
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-01
[patent_title] => NANOSTRUCTURED CHANNEL REGIONS FOR SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/334541
[patent_app_country] => US
[patent_app_date] => 2021-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9027
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17334541
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/334541 | Nanostructured channel regions for semiconductor devices | May 27, 2021 | Issued |
Array
(
[id] => 17660793
[patent_doc_number] => 20220181258
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-09
[patent_title] => POWER-TAP PASS-THROUGH TO CONNECT A BURIED POWER RAIL TO FRONT-SIDE POWER DISTRIBUTION NETWORK
[patent_app_type] => utility
[patent_app_number] => 17/328236
[patent_app_country] => US
[patent_app_date] => 2021-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6260
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17328236
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/328236 | Power-tap pass-through to connect a buried power rail to front-side power distribution network | May 23, 2021 | Issued |
Array
(
[id] => 17085681
[patent_doc_number] => 20210280688
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-09
[patent_title] => NANOSHEET TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 17/328674
[patent_app_country] => US
[patent_app_date] => 2021-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6777
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17328674
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/328674 | Nanosheet transistor | May 23, 2021 | Issued |
Array
(
[id] => 17203526
[patent_doc_number] => 20210343621
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-04
[patent_title] => Heat Sink, Heat Dissipation Apparatus, Heat Dissipation System, And Communications Device
[patent_app_type] => utility
[patent_app_number] => 17/320533
[patent_app_country] => US
[patent_app_date] => 2021-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17735
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17320533
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/320533 | Heat sink, heat dissipation apparatus, heat dissipation system, and communications device | May 13, 2021 | Issued |
Array
(
[id] => 19079635
[patent_doc_number] => 11949016
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-02
[patent_title] => Multi-gate device and related methods
[patent_app_type] => utility
[patent_app_number] => 17/319794
[patent_app_country] => US
[patent_app_date] => 2021-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 62
[patent_no_of_words] => 14637
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17319794
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/319794 | Multi-gate device and related methods | May 12, 2021 | Issued |
Array
(
[id] => 17085561
[patent_doc_number] => 20210280568
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-09
[patent_title] => INTEGRATED CIRCUIT BRIDGE FOR PHOTONICS AND ELECTRICAL CHIP INTEGRATION
[patent_app_type] => utility
[patent_app_number] => 17/302853
[patent_app_country] => US
[patent_app_date] => 2021-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5633
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17302853
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/302853 | Integrated circuit bridge for photonics and electrical chip integration | May 12, 2021 | Issued |
Array
(
[id] => 17130702
[patent_doc_number] => 20210305471
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-30
[patent_title] => LIGHT-EMITTING PACKAGING DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/319757
[patent_app_country] => US
[patent_app_date] => 2021-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6839
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17319757
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/319757 | Light-emitting packaging device | May 12, 2021 | Issued |
Array
(
[id] => 19063328
[patent_doc_number] => 11942583
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-26
[patent_title] => Display device having reflective layer coupled to light emitting element
[patent_app_type] => utility
[patent_app_number] => 17/316938
[patent_app_country] => US
[patent_app_date] => 2021-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 27
[patent_no_of_words] => 16019
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17316938
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/316938 | Display device having reflective layer coupled to light emitting element | May 10, 2021 | Issued |
Array
(
[id] => 19000950
[patent_doc_number] => 11917828
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-27
[patent_title] => Memory devices with multiple string select line cuts
[patent_app_type] => utility
[patent_app_number] => 17/314528
[patent_app_country] => US
[patent_app_date] => 2021-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 32
[patent_no_of_words] => 10601
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17314528
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/314528 | Memory devices with multiple string select line cuts | May 6, 2021 | Issued |
Array
(
[id] => 17056170
[patent_doc_number] => 20210265604
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-26
[patent_title] => METHOD FOR MANUFACTURING A DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 17/314301
[patent_app_country] => US
[patent_app_date] => 2021-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4193
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17314301
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/314301 | Method for manufacturing a display panel | May 6, 2021 | Issued |
Array
(
[id] => 19842836
[patent_doc_number] => 12255238
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-18
[patent_title] => Integrated circuit, system and method of forming same
[patent_app_type] => utility
[patent_app_number] => 17/313576
[patent_app_country] => US
[patent_app_date] => 2021-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 47
[patent_figures_cnt] => 53
[patent_no_of_words] => 31955
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 229
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17313576
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/313576 | Integrated circuit, system and method of forming same | May 5, 2021 | Issued |
Array
(
[id] => 19199210
[patent_doc_number] => 11996459
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-28
[patent_title] => Counteracting semiconductor material loss during semiconductor structure formation
[patent_app_type] => utility
[patent_app_number] => 17/308453
[patent_app_country] => US
[patent_app_date] => 2021-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 13
[patent_no_of_words] => 5404
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17308453
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/308453 | Counteracting semiconductor material loss during semiconductor structure formation | May 4, 2021 | Issued |
Array
(
[id] => 17389644
[patent_doc_number] => 20220037496
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-03
[patent_title] => MULTIGATE DEVICE WITH AIR GAP SPACER AND BACKSIDE RAIL CONTACT AND METHOD OF FABRICATING THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/302395
[patent_app_country] => US
[patent_app_date] => 2021-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14391
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17302395
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/302395 | Multigate device with air gap spacer and backside rail contact and method of fabricating thereof | Apr 29, 2021 | Issued |
Array
(
[id] => 17174378
[patent_doc_number] => 20210328049
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => CRYSTALLINE DIELECTRIC SYSTEMS FOR INTERCONNECT CIRCUIT MANUFACTURING
[patent_app_type] => utility
[patent_app_number] => 17/234347
[patent_app_country] => US
[patent_app_date] => 2021-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2131
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 14
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17234347
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/234347 | Crystalline dielectric systems for interconnect circuit manufacturing | Apr 18, 2021 | Issued |
Array
(
[id] => 17011039
[patent_doc_number] => 20210242200
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-05
[patent_title] => NORMALLY OFF III NITRIDE TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 17/234385
[patent_app_country] => US
[patent_app_date] => 2021-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5057
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17234385
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/234385 | NORMALLY OFF III NITRIDE TRANSISTOR | Apr 18, 2021 | Pending |
Array
(
[id] => 18751463
[patent_doc_number] => 11810783
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-07
[patent_title] => Gallium nitride semiconductor device and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/229141
[patent_app_country] => US
[patent_app_date] => 2021-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 8254
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17229141
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/229141 | Gallium nitride semiconductor device and method for manufacturing the same | Apr 12, 2021 | Issued |
Array
(
[id] => 19168403
[patent_doc_number] => 11984315
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-14
[patent_title] => Cuprous oxide devices and formation methods
[patent_app_type] => utility
[patent_app_number] => 17/227905
[patent_app_country] => US
[patent_app_date] => 2021-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 6706
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17227905
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/227905 | Cuprous oxide devices and formation methods | Apr 11, 2021 | Issued |