Angelica M Mckinney
Examiner (ID: 15529, Phone: (571)270-3321 , Office: P/2653 )
Most Active Art Unit | 2653 |
Art Unit(s) | 2653, 2694 |
Total Applications | 528 |
Issued Applications | 405 |
Pending Applications | 54 |
Abandoned Applications | 69 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 8039783
[patent_doc_number] => 20120069626
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-03-22
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/215594
[patent_app_country] => US
[patent_app_date] => 2011-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 36
[patent_no_of_words] => 19673
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0069/20120069626.pdf
[firstpage_image] =>[orig_patent_app_number] => 13215594
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/215594 | Semiconductor memory device | Aug 22, 2011 | Issued |
Array
(
[id] => 9377277
[patent_doc_number] => 08681547
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-03-25
[patent_title] => 'Memory cell coupling compensation'
[patent_app_type] => utility
[patent_app_number] => 13/215348
[patent_app_country] => US
[patent_app_date] => 2011-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 7613
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13215348
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/215348 | Memory cell coupling compensation | Aug 22, 2011 | Issued |
Array
(
[id] => 9609895
[patent_doc_number] => 08787073
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-22
[patent_title] => 'Signal processing circuit and method for driving the same'
[patent_app_type] => utility
[patent_app_number] => 13/215302
[patent_app_country] => US
[patent_app_date] => 2011-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 85
[patent_no_of_words] => 33845
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13215302
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/215302 | Signal processing circuit and method for driving the same | Aug 22, 2011 | Issued |
Array
(
[id] => 8682842
[patent_doc_number] => 20130051126
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-02-28
[patent_title] => 'CAPACITORS, APPARATUS INCLUDING A CAPACITOR AND METHODS FOR FORMING A CAPACITOR'
[patent_app_type] => utility
[patent_app_number] => 13/214902
[patent_app_country] => US
[patent_app_date] => 2011-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 8533
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13214902
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/214902 | Structure comprising multiple capacitors and methods for forming the structure | Aug 21, 2011 | Issued |
Array
(
[id] => 7789577
[patent_doc_number] => 20120051133
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-03-01
[patent_title] => 'NONVOLATILE SEMICONDUCTOR STORAGE DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/214400
[patent_app_country] => US
[patent_app_date] => 2011-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 9225
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0051/20120051133.pdf
[firstpage_image] =>[orig_patent_app_number] => 13214400
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/214400 | NONVOLATILE SEMICONDUCTOR STORAGE DEVICE | Aug 21, 2011 | Abandoned |
Array
(
[id] => 7572221
[patent_doc_number] => 20110267877
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-11-03
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/180107
[patent_app_country] => US
[patent_app_date] => 2011-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8009
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0267/20110267877.pdf
[firstpage_image] =>[orig_patent_app_number] => 13180107
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/180107 | SEMICONDUCTOR DEVICE | Jul 10, 2011 | Abandoned |
Array
(
[id] => 9021884
[patent_doc_number] => 08531874
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-09-10
[patent_title] => 'Nonvolatile memory device and method of operating the same'
[patent_app_type] => utility
[patent_app_number] => 13/177642
[patent_app_country] => US
[patent_app_date] => 2011-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 7029
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13177642
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/177642 | Nonvolatile memory device and method of operating the same | Jul 6, 2011 | Issued |
Array
(
[id] => 8605247
[patent_doc_number] => 20130010559
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-10
[patent_title] => 'MEMORY OUTPUT CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 13/176858
[patent_app_country] => US
[patent_app_date] => 2011-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6097
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13176858
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/176858 | Memory output circuit | Jul 5, 2011 | Issued |
Array
(
[id] => 9498311
[patent_doc_number] => 08737141
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-05-27
[patent_title] => 'Apparatus and method for determining an operating condition of a memory cell based on cycle information'
[patent_app_type] => utility
[patent_app_number] => 13/177518
[patent_app_country] => US
[patent_app_date] => 2011-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 10520
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13177518
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/177518 | Apparatus and method for determining an operating condition of a memory cell based on cycle information | Jul 5, 2011 | Issued |
Array
(
[id] => 7764851
[patent_doc_number] => 20120033503
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-09
[patent_title] => 'CHARGE TRAP FLASH MEMORY DEVICE AND AN ERASING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/176950
[patent_app_country] => US
[patent_app_date] => 2011-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 11732
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0033/20120033503.pdf
[firstpage_image] =>[orig_patent_app_number] => 13176950
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/176950 | Charge trap flash memory device and an erasing method thereof | Jul 5, 2011 | Issued |
Array
(
[id] => 7719077
[patent_doc_number] => 20120008412
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-12
[patent_title] => 'NONVOLATILE MEMORY DEVICE AND METHOD OF ERASING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/177002
[patent_app_country] => US
[patent_app_date] => 2011-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4177
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0008/20120008412.pdf
[firstpage_image] =>[orig_patent_app_number] => 13177002
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/177002 | NONVOLATILE MEMORY DEVICE AND METHOD OF ERASING THE SAME | Jul 5, 2011 | Abandoned |
Array
(
[id] => 9087777
[patent_doc_number] => 08559212
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-15
[patent_title] => 'Memory circuit and word line control circuit'
[patent_app_type] => utility
[patent_app_number] => 13/176852
[patent_app_country] => US
[patent_app_date] => 2011-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 16
[patent_no_of_words] => 7983
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13176852
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/176852 | Memory circuit and word line control circuit | Jul 5, 2011 | Issued |
Array
(
[id] => 9390819
[patent_doc_number] => 08687431
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-01
[patent_title] => 'Programming methods and memories'
[patent_app_type] => utility
[patent_app_number] => 13/176886
[patent_app_country] => US
[patent_app_date] => 2011-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5657
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13176886
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/176886 | Programming methods and memories | Jul 5, 2011 | Issued |
Array
(
[id] => 8039785
[patent_doc_number] => 20120069625
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-03-22
[patent_title] => 'RESISTANCE CHANGE ELEMENT AND RESISTANCE CHANGE MEMORY'
[patent_app_type] => utility
[patent_app_number] => 13/176188
[patent_app_country] => US
[patent_app_date] => 2011-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 15616
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0069/20120069625.pdf
[firstpage_image] =>[orig_patent_app_number] => 13176188
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/176188 | Resistance change element and resistance change memory | Jul 4, 2011 | Issued |
Array
(
[id] => 8307183
[patent_doc_number] => 08228733
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-07-24
[patent_title] => 'Three-dimensionally stacked nonvolatile semiconductor memory'
[patent_app_type] => utility
[patent_app_number] => 13/164938
[patent_app_country] => US
[patent_app_date] => 2011-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 21
[patent_no_of_words] => 14915
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13164938
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/164938 | Three-dimensionally stacked nonvolatile semiconductor memory | Jun 20, 2011 | Issued |
Array
(
[id] => 7482706
[patent_doc_number] => 20110249487
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-10-13
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/079032
[patent_app_country] => US
[patent_app_date] => 2011-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 14760
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0249/20110249487.pdf
[firstpage_image] =>[orig_patent_app_number] => 13079032
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/079032 | Semiconductor memory device and semiconductor device | Apr 3, 2011 | Issued |
Array
(
[id] => 10526460
[patent_doc_number] => 09252985
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-02-02
[patent_title] => 'Impedance matching between FPGA and memory modules'
[patent_app_type] => utility
[patent_app_number] => 13/079172
[patent_app_country] => US
[patent_app_date] => 2011-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3888
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13079172
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/079172 | Impedance matching between FPGA and memory modules | Apr 3, 2011 | Issued |
Array
(
[id] => 8428517
[patent_doc_number] => 20120250393
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-10-04
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND CONTROLLING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/079332
[patent_app_country] => US
[patent_app_date] => 2011-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8025
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13079332
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/079332 | Semiconductor memory device and controlling method thereof | Apr 3, 2011 | Issued |
Array
(
[id] => 9301002
[patent_doc_number] => 08649238
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-02-11
[patent_title] => 'Semiconductor memory device and method of controlling the same'
[patent_app_type] => utility
[patent_app_number] => 13/078218
[patent_app_country] => US
[patent_app_date] => 2011-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 15
[patent_no_of_words] => 6910
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13078218
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/078218 | Semiconductor memory device and method of controlling the same | Mar 31, 2011 | Issued |
Array
(
[id] => 8877293
[patent_doc_number] => 08472266
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-06-25
[patent_title] => 'Reducing neighbor read disturb'
[patent_app_type] => utility
[patent_app_number] => 13/077778
[patent_app_country] => US
[patent_app_date] => 2011-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 23
[patent_no_of_words] => 10508
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13077778
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/077778 | Reducing neighbor read disturb | Mar 30, 2011 | Issued |