Anil K Bhargava
Examiner (ID: 13678, Phone: (571)270-3278 , Office: P/2142 )
Most Active Art Unit | 2142 |
Art Unit(s) | 2173, 2145, 2142, 2179 |
Total Applications | 617 |
Issued Applications | 485 |
Pending Applications | 47 |
Abandoned Applications | 85 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 11952523
[patent_doc_number] => 20170256674
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-07
[patent_title] => 'LIGHT EMITTING DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/447754
[patent_app_country] => US
[patent_app_date] => 2017-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 11740
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15447754
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/447754 | Light emitting device and method of manufacturing the same | Mar 1, 2017 | Issued |
Array
(
[id] => 13640681
[patent_doc_number] => 09847301
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-12-19
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/448015
[patent_app_country] => US
[patent_app_date] => 2017-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6105
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15448015
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/448015 | Semiconductor device | Mar 1, 2017 | Issued |
Array
(
[id] => 11732998
[patent_doc_number] => 20170194441
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-06
[patent_title] => 'SOURCE AND DRAIN PROCESS FOR FINFET'
[patent_app_type] => utility
[patent_app_number] => 15/417115
[patent_app_country] => US
[patent_app_date] => 2017-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6341
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15417115
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/417115 | Source and drain process for FinFET | Jan 25, 2017 | Issued |
Array
(
[id] => 11932575
[patent_doc_number] => 09799579
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-24
[patent_title] => 'Semiconductor substrate-on-semiconductor substrate package and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 15/367972
[patent_app_country] => US
[patent_app_date] => 2016-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 10
[patent_no_of_words] => 5273
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15367972
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/367972 | Semiconductor substrate-on-semiconductor substrate package and method of manufacturing the same | Dec 1, 2016 | Issued |
Array
(
[id] => 11967413
[patent_doc_number] => 20170271566
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-21
[patent_title] => 'DISPLAY PANEL'
[patent_app_type] => utility
[patent_app_number] => 15/359168
[patent_app_country] => US
[patent_app_date] => 2016-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5541
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15359168
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/359168 | Display panel | Nov 21, 2016 | Issued |
Array
(
[id] => 12195766
[patent_doc_number] => 09899504
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-20
[patent_title] => 'Power semiconductor transistor having increased bipolar amplification'
[patent_app_type] => utility
[patent_app_number] => 15/359259
[patent_app_country] => US
[patent_app_date] => 2016-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 11020
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15359259
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/359259 | Power semiconductor transistor having increased bipolar amplification | Nov 21, 2016 | Issued |
Array
(
[id] => 12109187
[patent_doc_number] => 09865676
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-01-09
[patent_title] => 'Power semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 15/359209
[patent_app_country] => US
[patent_app_date] => 2016-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3788
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 249
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15359209
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/359209 | Power semiconductor device | Nov 21, 2016 | Issued |
Array
(
[id] => 11446406
[patent_doc_number] => 20170047427
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-16
[patent_title] => 'METHOD FOR FABRICATING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/339942
[patent_app_country] => US
[patent_app_date] => 2016-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2234
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15339942
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/339942 | Method for fabricating semiconductor device | Oct 31, 2016 | Issued |
Array
(
[id] => 11446338
[patent_doc_number] => 20170047359
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-16
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/340387
[patent_app_country] => US
[patent_app_date] => 2016-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 13869
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15340387
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/340387 | Semiconductor device and manufacturing method thereof | Oct 31, 2016 | Issued |
Array
(
[id] => 11725266
[patent_doc_number] => 09698132
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-07-04
[patent_title] => 'Chip package stack up for heat dissipation'
[patent_app_type] => utility
[patent_app_number] => 15/238849
[patent_app_country] => US
[patent_app_date] => 2016-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 14
[patent_no_of_words] => 5619
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15238849
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/238849 | Chip package stack up for heat dissipation | Aug 16, 2016 | Issued |
Array
(
[id] => 12314586
[patent_doc_number] => 09941248
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-10
[patent_title] => Package structures, pop devices and methods of forming the same
[patent_app_type] => utility
[patent_app_number] => 15/238725
[patent_app_country] => US
[patent_app_date] => 2016-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 5689
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15238725
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/238725 | Package structures, pop devices and methods of forming the same | Aug 16, 2016 | Issued |
Array
(
[id] => 13640889
[patent_doc_number] => 09847406
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-12-19
[patent_title] => Semiconductor device, storage device, resistor circuit, display device, and electronic device
[patent_app_type] => utility
[patent_app_number] => 15/238933
[patent_app_country] => US
[patent_app_date] => 2016-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 83
[patent_no_of_words] => 24367
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15238933
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/238933 | Semiconductor device, storage device, resistor circuit, display device, and electronic device | Aug 16, 2016 | Issued |
Array
(
[id] => 11701938
[patent_doc_number] => 09691865
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-27
[patent_title] => 'High frequency semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 15/238857
[patent_app_country] => US
[patent_app_date] => 2016-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 22
[patent_no_of_words] => 3550
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15238857
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/238857 | High frequency semiconductor device | Aug 16, 2016 | Issued |
Array
(
[id] => 11293733
[patent_doc_number] => 20160343665
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-24
[patent_title] => 'TECHNIQUES FOR FORMING INTERCONNECTS IN POROUS DIELECTRIC MATERIALS'
[patent_app_type] => utility
[patent_app_number] => 15/225392
[patent_app_country] => US
[patent_app_date] => 2016-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 14073
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15225392
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/225392 | Techniques for forming interconnects in porous dielectric materials | Jul 31, 2016 | Issued |
Array
(
[id] => 11132339
[patent_doc_number] => 20160329314
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-10
[patent_title] => 'SEMICONDUCTOR DEVICE AND FABRICATING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/217531
[patent_app_country] => US
[patent_app_date] => 2016-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 8843
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15217531
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/217531 | Semiconductor device and fabricating method thereof | Jul 21, 2016 | Issued |
Array
(
[id] => 12214879
[patent_doc_number] => 09911694
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-06
[patent_title] => 'Method of forming high density, high shorting margin, and low capacitance interconnects by alternating recessed trenches'
[patent_app_type] => utility
[patent_app_number] => 15/201420
[patent_app_country] => US
[patent_app_date] => 2016-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 31
[patent_no_of_words] => 9084
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15201420
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/201420 | Method of forming high density, high shorting margin, and low capacitance interconnects by alternating recessed trenches | Jul 1, 2016 | Issued |
Array
(
[id] => 12019737
[patent_doc_number] => 09812449
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-11-07
[patent_title] => 'Multi-VT gate stack for III-V nanosheet devices with reduced parasitic capacitance'
[patent_app_type] => utility
[patent_app_number] => 15/158459
[patent_app_country] => US
[patent_app_date] => 2016-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 4105
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15158459
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/158459 | Multi-VT gate stack for III-V nanosheet devices with reduced parasitic capacitance | May 17, 2016 | Issued |
Array
(
[id] => 11904437
[patent_doc_number] => 09773879
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-26
[patent_title] => 'Semiconductor device and a method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 15/157283
[patent_app_country] => US
[patent_app_date] => 2016-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 76
[patent_no_of_words] => 8125
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 239
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15157283
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/157283 | Semiconductor device and a method for fabricating the same | May 16, 2016 | Issued |
Array
(
[id] => 11565022
[patent_doc_number] => 09627622
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-04-18
[patent_title] => 'Tetraamino pyrazine based ladder polymer for electroactive applications'
[patent_app_type] => utility
[patent_app_number] => 15/142290
[patent_app_country] => US
[patent_app_date] => 2016-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4962
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 34
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15142290
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/142290 | Tetraamino pyrazine based ladder polymer for electroactive applications | Apr 28, 2016 | Issued |
Array
(
[id] => 11753442
[patent_doc_number] => 09711460
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-07-18
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 15/132302
[patent_app_country] => US
[patent_app_date] => 2016-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 2254
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15132302
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/132302 | Semiconductor device | Apr 18, 2016 | Issued |