Anil N. Kumar

Array ( [id] => 4164357 [patent_doc_number] => 06083266 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-04 [patent_title] => 'Simulation apparatus and simulation method using moment method' [patent_app_type] => 1 [patent_app_number] => 9/013071 [patent_app_country] => US [patent_app_date] => 1998-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 10 [patent_no_of_words] => 11500 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/083/06083266.pdf [firstpage_image] =>[orig_patent_app_number] => 013071 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3962391 [patent_doc_number] => 05983006 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-09 [patent_title] => 'Method for analyzing and efficiently eliminating timing problems induced by cross-coupling between signals' [patent_app_type] => 1 [patent_app_number] => 9/001407 [patent_app_country] => US [patent_app_date] => 1997-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4359 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/983/05983006.pdf [firstpage_image] =>[orig_patent_app_number] => 001407 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4071953 [patent_doc_number] => 06132108 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-17 [patent_title] => 'Design support method for a structure and the like' [patent_app_type] => 1 [patent_app_number] => 8/999070 [patent_app_country] => US [patent_app_date] => 1997-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 22 [patent_no_of_words] => 13691 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 252 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/132/06132108.pdf [firstpage_image] =>[orig_patent_app_number] => 999070 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4052571 [patent_doc_number] => 05995731 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-30 [patent_title] => 'Multiple BIST controllers for testing multiple embedded memory arrays' [patent_app_type] => 1 [patent_app_number] => 8/998564 [patent_app_country] => US [patent_app_date] => 1997-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 5256 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/995/05995731.pdf [firstpage_image] =>[orig_patent_app_number] => 998564 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4233308 [patent_doc_number] => 06112021 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-29 [patent_title] => 'Markov model discriminator using negative examples' [patent_app_type] => 1 [patent_app_number] => 8/994533 [patent_app_country] => US [patent_app_date] => 1997-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 4217 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/112/06112021.pdf [firstpage_image] =>[orig_patent_app_number] => 994533 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3989645 [patent_doc_number] => 05905886 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-18 [patent_title] => 'Emulator having single port memories for simultaneous recording and reading of measurement data' [patent_app_type] => 1 [patent_app_number] => 8/987136 [patent_app_country] => US [patent_app_date] => 1997-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2753 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/905/05905886.pdf [firstpage_image] =>[orig_patent_app_number] => 987136 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4207263 [patent_doc_number] => 06154719 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-28 [patent_title] => 'Logic simulation system and method' [patent_app_type] => 1 [patent_app_number] => 8/985743 [patent_app_country] => US [patent_app_date] => 1997-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 57 [patent_figures_cnt] => 65 [patent_no_of_words] => 13101 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 361 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/154/06154719.pdf [firstpage_image] =>[orig_patent_app_number] => 985743 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4402451 [patent_doc_number] => 06263304 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-17 [patent_title] => 'Simplified digitization of PC beep signal for audio codec' [patent_app_type] => 1 [patent_app_number] => 8/974492 [patent_app_country] => US [patent_app_date] => 1997-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2934 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/263/06263304.pdf [firstpage_image] =>[orig_patent_app_number] => 974492 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4029831 [patent_doc_number] => 05963733 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-05 [patent_title] => 'Method and system for simulating forest management' [patent_app_type] => 1 [patent_app_number] => 8/970364 [patent_app_country] => US [patent_app_date] => 1997-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 14863 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/963/05963733.pdf [firstpage_image] =>[orig_patent_app_number] => 970364 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4205687 [patent_doc_number] => 06110213 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-29 [patent_title] => 'Fabrication rules based automated design and manufacturing system and method' [patent_app_type] => 1 [patent_app_number] => 8/965635 [patent_app_country] => US [patent_app_date] => 1997-11-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 46 [patent_figures_cnt] => 66 [patent_no_of_words] => 21113 [patent_no_of_claims] => 68 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 44 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/110/06110213.pdf [firstpage_image] =>[orig_patent_app_number] => 965635 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3965506 [patent_doc_number] => 05991528 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-23 [patent_title] => 'Expert manufacturing system' [patent_app_type] => 1 [patent_app_number] => 8/964959 [patent_app_country] => US [patent_app_date] => 1997-11-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 16 [patent_no_of_words] => 6779 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/991/05991528.pdf [firstpage_image] =>[orig_patent_app_number] => 964959 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3998118 [patent_doc_number] => 05949993 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-07 [patent_title] => 'Method for the generation of ISA simulators and assemblers from a machine description' [patent_app_type] => 1 [patent_app_number] => 8/962433 [patent_app_country] => US [patent_app_date] => 1997-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 14 [patent_no_of_words] => 6381 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/949/05949993.pdf [firstpage_image] =>[orig_patent_app_number] => 962433 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3957502 [patent_doc_number] => 05974243 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-26 [patent_title] => 'Adjustable and snap back design-rule halos for computer aided design software' [patent_app_type] => 1 [patent_app_number] => 8/961973 [patent_app_country] => US [patent_app_date] => 1997-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 6541 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/974/05974243.pdf [firstpage_image] =>[orig_patent_app_number] => 961973 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4426584 [patent_doc_number] => 06178470 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-23 [patent_title] => 'Chip for CCSDS compatible serial data streams' [patent_app_type] => 1 [patent_app_number] => 8/960355 [patent_app_country] => US [patent_app_date] => 1997-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5551 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/178/06178470.pdf [firstpage_image] =>[orig_patent_app_number] => 960355 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3965477 [patent_doc_number] => 05991527 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-23 [patent_title] => 'System for simulating a production environment' [patent_app_type] => 1 [patent_app_number] => 8/959940 [patent_app_country] => US [patent_app_date] => 1997-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 8013 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 353 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/991/05991527.pdf [firstpage_image] =>[orig_patent_app_number] => 959940 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4029709 [patent_doc_number] => 05963725 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-05 [patent_title] => 'Simulation system and method for microcomputer program' [patent_app_type] => 1 [patent_app_number] => 8/928433 [patent_app_country] => US [patent_app_date] => 1997-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6156 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/963/05963725.pdf [firstpage_image] =>[orig_patent_app_number] => 928433 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3940829 [patent_doc_number] => 05946481 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-31 [patent_title] => 'Method for detecting errors in models through restriction' [patent_app_type] => 1 [patent_app_number] => 8/923297 [patent_app_country] => US [patent_app_date] => 1997-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 8234 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/946/05946481.pdf [firstpage_image] =>[orig_patent_app_number] => 923297 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3965413 [patent_doc_number] => 05991522 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-23 [patent_title] => 'Method and apparatus for circuit conversion for simulation, simulator using the same, and computer-readable medium with a program therefor stored thereon' [patent_app_type] => 1 [patent_app_number] => 8/917272 [patent_app_country] => US [patent_app_date] => 1997-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 44 [patent_figures_cnt] => 50 [patent_no_of_words] => 9608 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 23 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/991/05991522.pdf [firstpage_image] =>[orig_patent_app_number] => 917272 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4233146 [patent_doc_number] => 06041169 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-21 [patent_title] => 'Method and apparatus for performing integrated circuit timing including noise' [patent_app_type] => 1 [patent_app_number] => 8/915941 [patent_app_country] => US [patent_app_date] => 1997-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3191 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/041/06041169.pdf [firstpage_image] =>[orig_patent_app_number] => 915941 [rel_patent_id] =>[rel_patent_doc_number] =>)