
Ankush K. Singal
Examiner (ID: 13448, Phone: (571)270-1204 , Office: P/2895 )
| Most Active Art Unit | 2895 |
| Art Unit(s) | 2895, 2823 |
| Total Applications | 907 |
| Issued Applications | 775 |
| Pending Applications | 4 |
| Abandoned Applications | 134 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10577047
[patent_doc_number] => 09299697
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-03-29
[patent_title] => 'High breakdown voltage microelectronic device isolation structure with improved reliability'
[patent_app_type] => utility
[patent_app_number] => 14/277851
[patent_app_country] => US
[patent_app_date] => 2014-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 29
[patent_no_of_words] => 7612
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14277851
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/277851 | High breakdown voltage microelectronic device isolation structure with improved reliability | May 14, 2014 | Issued |
Array
(
[id] => 10440511
[patent_doc_number] => 20150325523
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-12
[patent_title] => 'CHIP WITH PROGRAMMABLE SHELF LIFE'
[patent_app_type] => utility
[patent_app_number] => 14/270763
[patent_app_country] => US
[patent_app_date] => 2014-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3890
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14270763
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/270763 | Chip with programmable shelf life | May 5, 2014 | Issued |
Array
(
[id] => 10329168
[patent_doc_number] => 20150214172
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-30
[patent_title] => 'MEMORY AND LAYOUT METHOD OF MEMORY BALL PADS'
[patent_app_type] => utility
[patent_app_number] => 14/269096
[patent_app_country] => US
[patent_app_date] => 2014-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3565
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14269096
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/269096 | MEMORY AND LAYOUT METHOD OF MEMORY BALL PADS | May 2, 2014 | Abandoned |
Array
(
[id] => 10433365
[patent_doc_number] => 20150318377
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-05
[patent_title] => 'FINFET WITH EPITAXIAL SOURCE AND DRAIN REGIONS AND DIELECTRIC ISOLATED CHANNEL REGION'
[patent_app_type] => utility
[patent_app_number] => 14/267573
[patent_app_country] => US
[patent_app_date] => 2014-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9913
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14267573
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/267573 | FinFET with epitaxial source and drain regions and dielectric isolated channel region | Apr 30, 2014 | Issued |
Array
(
[id] => 10125318
[patent_doc_number] => 09159684
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-10-13
[patent_title] => 'Wafer-level packaged device having self-assembled resilient leads'
[patent_app_type] => utility
[patent_app_number] => 14/246394
[patent_app_country] => US
[patent_app_date] => 2014-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 29
[patent_no_of_words] => 4988
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14246394
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/246394 | Wafer-level packaged device having self-assembled resilient leads | Apr 6, 2014 | Issued |
Array
(
[id] => 10817828
[patent_doc_number] => 20160163991
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-06-09
[patent_title] => 'ANTHRACENE COMPOUND, LIGHT-EMITTING ELEMENT, LIGHT-EMITTING DEVICE, ELECTRONIC APPLIANCE, AND LIGHTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/222786
[patent_app_country] => US
[patent_app_date] => 2014-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 21881
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14222786
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/222786 | Anthracene compound, light-emitting element, light-emitting device, electronic appliance, and lighting device | Mar 23, 2014 | Issued |
Array
(
[id] => 10100103
[patent_doc_number] => 09136423
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-09-15
[patent_title] => 'Method and apparatus for depositing copper—indiumgalliumselenide (CuInGaSe2-CIGS) thin films and other materials on a substrate'
[patent_app_type] => utility
[patent_app_number] => 14/214665
[patent_app_country] => US
[patent_app_date] => 2014-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 23
[patent_no_of_words] => 21701
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14214665
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/214665 | Method and apparatus for depositing copper—indiumgalliumselenide (CuInGaSe2-CIGS) thin films and other materials on a substrate | Mar 14, 2014 | Issued |
Array
(
[id] => 11194273
[patent_doc_number] => 09425092
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-23
[patent_title] => 'Methods for producing interconnects in semiconductor devices'
[patent_app_type] => utility
[patent_app_number] => 14/211602
[patent_app_country] => US
[patent_app_date] => 2014-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 18
[patent_no_of_words] => 8538
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14211602
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/211602 | Methods for producing interconnects in semiconductor devices | Mar 13, 2014 | Issued |
Array
(
[id] => 10570452
[patent_doc_number] => 09293633
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-03-22
[patent_title] => 'Cover for protecting solar cells during fabrication'
[patent_app_type] => utility
[patent_app_number] => 14/197321
[patent_app_country] => US
[patent_app_date] => 2014-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 6178
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14197321
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/197321 | Cover for protecting solar cells during fabrication | Mar 4, 2014 | Issued |
Array
(
[id] => 10932663
[patent_doc_number] => 20140335684
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-13
[patent_title] => 'MANUFACTURING METHOD AND MANUFACTURING APPARATUS OF SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/194358
[patent_app_country] => US
[patent_app_date] => 2014-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4346
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14194358
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/194358 | MANUFACTURING METHOD AND MANUFACTURING APPARATUS OF SEMICONDUCTOR DEVICE | Feb 27, 2014 | Abandoned |
Array
(
[id] => 9546180
[patent_doc_number] => 20140170829
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-19
[patent_title] => 'LATERAL BIPOLAR TRANSISTOR AND CMOS HYBRID TECHNOLOGY'
[patent_app_type] => utility
[patent_app_number] => 14/186512
[patent_app_country] => US
[patent_app_date] => 2014-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3432
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14186512
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/186512 | Lateral bipolar transistor and CMOS hybrid technology | Feb 20, 2014 | Issued |
Array
(
[id] => 10544753
[patent_doc_number] => 09269892
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-02-23
[patent_title] => 'Plasma etching method'
[patent_app_type] => utility
[patent_app_number] => 14/181537
[patent_app_country] => US
[patent_app_date] => 2014-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 5712
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14181537
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/181537 | Plasma etching method | Feb 13, 2014 | Issued |
Array
(
[id] => 10145314
[patent_doc_number] => 09178131
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-03
[patent_title] => 'Ferroelectric nanoshell devices'
[patent_app_type] => utility
[patent_app_number] => 14/176315
[patent_app_country] => US
[patent_app_date] => 2014-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 6805
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14176315
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/176315 | Ferroelectric nanoshell devices | Feb 9, 2014 | Issued |
Array
(
[id] => 10909392
[patent_doc_number] => 20140312409
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-10-23
[patent_title] => 'SYSTEM AND METHOD FOR MANUFACTURING SELF-ALIGNED STI WITH SINGLE POLY'
[patent_app_type] => utility
[patent_app_number] => 14/167845
[patent_app_country] => US
[patent_app_date] => 2014-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 4023
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14167845
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/167845 | System and method for manufacturing self-aligned STI with single poly | Jan 28, 2014 | Issued |
Array
(
[id] => 11286806
[patent_doc_number] => 09502667
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-22
[patent_title] => 'Organic electroluminescence'
[patent_app_type] => utility
[patent_app_number] => 14/163397
[patent_app_country] => US
[patent_app_date] => 2014-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 21271
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 11
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14163397
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/163397 | Organic electroluminescence | Jan 23, 2014 | Issued |
Array
(
[id] => 10394684
[patent_doc_number] => 20150279691
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-01
[patent_title] => 'METHOD OF FORMING THIN METAL AND SEMI-METAL LAYERS BY THERMAL REMOTE OXYGEN SCAVENGING'
[patent_app_type] => utility
[patent_app_number] => 14/159456
[patent_app_country] => US
[patent_app_date] => 2014-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3732
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14159456
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/159456 | METHOD OF FORMING THIN METAL AND SEMI-METAL LAYERS BY THERMAL REMOTE OXYGEN SCAVENGING | Jan 20, 2014 | Abandoned |
Array
(
[id] => 9978081
[patent_doc_number] => 09024393
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-05
[patent_title] => 'Manufacturing method for semiconductor device having metal gate'
[patent_app_type] => utility
[patent_app_number] => 14/140546
[patent_app_country] => US
[patent_app_date] => 2013-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 6011
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14140546
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/140546 | Manufacturing method for semiconductor device having metal gate | Dec 25, 2013 | Issued |
Array
(
[id] => 9418837
[patent_doc_number] => 20140103487
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-04-17
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/137839
[patent_app_country] => US
[patent_app_date] => 2013-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4603
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14137839
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/137839 | Semiconductor device | Dec 19, 2013 | Issued |
Array
(
[id] => 10165408
[patent_doc_number] => 09196639
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-24
[patent_title] => 'Semiconductor device and manufacturing method of the same'
[patent_app_type] => utility
[patent_app_number] => 14/134371
[patent_app_country] => US
[patent_app_date] => 2013-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 83
[patent_no_of_words] => 38216
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14134371
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/134371 | Semiconductor device and manufacturing method of the same | Dec 18, 2013 | Issued |
Array
(
[id] => 10238256
[patent_doc_number] => 20150123251
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-07
[patent_title] => 'SEMICONDUCTOR PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 14/133842
[patent_app_country] => US
[patent_app_date] => 2013-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1890
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14133842
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/133842 | SEMICONDUCTOR PACKAGE | Dec 18, 2013 | Abandoned |