
Ankush K. Singal
Examiner (ID: 8743, Phone: (571)270-1204 , Office: P/2895 )
| Most Active Art Unit | 2895 |
| Art Unit(s) | 2895, 2823 |
| Total Applications | 907 |
| Issued Applications | 775 |
| Pending Applications | 4 |
| Abandoned Applications | 134 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14631269
[patent_doc_number] => 20190229004
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-25
[patent_title] => DYNAMIC LEVELING PROCESS HEATER LIFT
[patent_app_type] => utility
[patent_app_number] => 16/357101
[patent_app_country] => US
[patent_app_date] => 2019-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4471
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16357101
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/357101 | Dynamic leveling process heater lift | Mar 17, 2019 | Issued |
Array
(
[id] => 16201879
[patent_doc_number] => 10727057
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-28
[patent_title] => Platform and method of operating for integrated end-to-end self-aligned multi-patterning process
[patent_app_type] => utility
[patent_app_number] => 16/356477
[patent_app_country] => US
[patent_app_date] => 2019-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 25
[patent_no_of_words] => 21812
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 298
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16356477
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/356477 | Platform and method of operating for integrated end-to-end self-aligned multi-patterning process | Mar 17, 2019 | Issued |
Array
(
[id] => 14904243
[patent_doc_number] => 20190295887
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-26
[patent_title] => PLATFORM AND METHOD OF OPERATING FOR INTEGRATED END-TO-END CMP-LESS INTERCONNECT PROCESS
[patent_app_type] => utility
[patent_app_number] => 16/356272
[patent_app_country] => US
[patent_app_date] => 2019-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10488
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16356272
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/356272 | Platform and method of operating for integrated end-to-end CMP-less interconnect process | Mar 17, 2019 | Issued |
Array
(
[id] => 16172943
[patent_doc_number] => 10714521
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-14
[patent_title] => Solid-state imaging element and imaging device
[patent_app_type] => utility
[patent_app_number] => 16/293384
[patent_app_country] => US
[patent_app_date] => 2019-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 10657
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16293384
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/293384 | Solid-state imaging element and imaging device | Mar 4, 2019 | Issued |
Array
(
[id] => 14414417
[patent_doc_number] => 20190173052
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-06
[patent_title] => FLEXIBLE DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/271579
[patent_app_country] => US
[patent_app_date] => 2019-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7156
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16271579
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/271579 | Flexible display device | Feb 7, 2019 | Issued |
Array
(
[id] => 14350227
[patent_doc_number] => 20190157086
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-23
[patent_title] => COMBINED ANNEAL AND SELECTIVE DEPOSITION PROCESS
[patent_app_type] => utility
[patent_app_number] => 16/254841
[patent_app_country] => US
[patent_app_date] => 2019-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2880
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16254841
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/254841 | Combined anneal and selective deposition process | Jan 22, 2019 | Issued |
Array
(
[id] => 15823025
[patent_doc_number] => 10636708
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-28
[patent_title] => Method of manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/253503
[patent_app_country] => US
[patent_app_date] => 2019-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 10354
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16253503
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/253503 | Method of manufacturing semiconductor device | Jan 21, 2019 | Issued |
Array
(
[id] => 16699836
[patent_doc_number] => 10950444
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-16
[patent_title] => Metal hard mask layers for processing of microelectronic workpieces
[patent_app_type] => utility
[patent_app_number] => 16/252949
[patent_app_country] => US
[patent_app_date] => 2019-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 12
[patent_no_of_words] => 6997
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16252949
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/252949 | Metal hard mask layers for processing of microelectronic workpieces | Jan 20, 2019 | Issued |
Array
(
[id] => 16194357
[patent_doc_number] => 20200235206
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-23
[patent_title] => REPLACEMENT SACRIFICIAL NANOSHEETS HAVING IMPROVED ETCH SELECTIVITY
[patent_app_type] => utility
[patent_app_number] => 16/252768
[patent_app_country] => US
[patent_app_date] => 2019-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8226
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16252768
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/252768 | Replacement sacrificial nanosheets having improved etch selectivity | Jan 20, 2019 | Issued |
Array
(
[id] => 16098551
[patent_doc_number] => 20200203262
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-25
[patent_title] => HYBRID LEAD FRAME FOR SEMICONDUCTOR DIE PACKAGE WITH IMPROVED CREEPAGE DISTANCE
[patent_app_type] => utility
[patent_app_number] => 16/240901
[patent_app_country] => US
[patent_app_date] => 2019-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12894
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16240901
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/240901 | Hybrid lead frame for semiconductor die package with improved creepage distance | Jan 6, 2019 | Issued |
Array
(
[id] => 16163161
[patent_doc_number] => 20200219813
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-09
[patent_title] => METHOD OF FORMING A BURIED INTERCONNECT AND THE RESULTING DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/240335
[patent_app_country] => US
[patent_app_date] => 2019-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3762
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16240335
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/240335 | Method of forming a buried interconnect and the resulting devices | Jan 3, 2019 | Issued |
Array
(
[id] => 16098909
[patent_doc_number] => 20200203441
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-25
[patent_title] => FOLDABLE DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 16/469155
[patent_app_country] => US
[patent_app_date] => 2019-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2837
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16469155
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/469155 | Foldable display panel | Jan 2, 2019 | Issued |
Array
(
[id] => 14285487
[patent_doc_number] => 20190140028
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-09
[patent_title] => DISPLAY SUBSTRATE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/234645
[patent_app_country] => US
[patent_app_date] => 2018-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9770
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16234645
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/234645 | Display substrate and method of manufacturing the same | Dec 27, 2018 | Issued |
Array
(
[id] => 15955521
[patent_doc_number] => 10665677
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-26
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/216815
[patent_app_country] => US
[patent_app_date] => 2018-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 48
[patent_figures_cnt] => 63
[patent_no_of_words] => 19414
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16216815
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/216815 | Semiconductor device | Dec 10, 2018 | Issued |
Array
(
[id] => 14284357
[patent_doc_number] => 20190139463
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-09
[patent_title] => DISPLAY DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/166484
[patent_app_country] => US
[patent_app_date] => 2018-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7877
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16166484
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/166484 | Display device and method of manufacturing the same | Oct 21, 2018 | Issued |
Array
(
[id] => 16417941
[patent_doc_number] => 10825842
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-03
[patent_title] => Display panel and manufacturing method thereof, display device
[patent_app_type] => utility
[patent_app_number] => 16/118357
[patent_app_country] => US
[patent_app_date] => 2018-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 3811
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16118357
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/118357 | Display panel and manufacturing method thereof, display device | Aug 29, 2018 | Issued |
Array
(
[id] => 15641463
[patent_doc_number] => 10593742
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-17
[patent_title] => Display device
[patent_app_type] => utility
[patent_app_number] => 16/115744
[patent_app_country] => US
[patent_app_date] => 2018-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4005
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16115744
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/115744 | Display device | Aug 28, 2018 | Issued |
Array
(
[id] => 15564671
[patent_doc_number] => 20200066747
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-27
[patent_title] => Method Of Forming An Array Of Elevationally-Extending Strings Of Programmable Memory Cells And Method Of Forming An Array Of Elevationally-Extending Strings Of Memory Cells
[patent_app_type] => utility
[patent_app_number] => 16/111648
[patent_app_country] => US
[patent_app_date] => 2018-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5365
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16111648
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/111648 | Method of forming an array of elevationally-extending strings of programmable memory cells and method of forming an array of elevationally-extending strings of memory cells | Aug 23, 2018 | Issued |
Array
(
[id] => 16432990
[patent_doc_number] => 10833087
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-10
[patent_title] => Semiconductor devices including transistors comprising a charge trapping material, and related systems and methods
[patent_app_type] => utility
[patent_app_number] => 16/107324
[patent_app_country] => US
[patent_app_date] => 2018-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 11510
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16107324
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/107324 | Semiconductor devices including transistors comprising a charge trapping material, and related systems and methods | Aug 20, 2018 | Issued |
Array
(
[id] => 15823017
[patent_doc_number] => 10636704
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-28
[patent_title] => Seam-healing method upon supra-atmospheric process in diffusion promoting ambient
[patent_app_type] => utility
[patent_app_number] => 16/102543
[patent_app_country] => US
[patent_app_date] => 2018-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2609
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16102543
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/102543 | Seam-healing method upon supra-atmospheric process in diffusion promoting ambient | Aug 12, 2018 | Issued |