
Ankush K. Singal
Examiner (ID: 8743, Phone: (571)270-1204 , Office: P/2895 )
| Most Active Art Unit | 2895 |
| Art Unit(s) | 2895, 2823 |
| Total Applications | 907 |
| Issued Applications | 775 |
| Pending Applications | 4 |
| Abandoned Applications | 134 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8610244
[patent_doc_number] => 20130015556
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-17
[patent_title] => 'SUSPENDED BEAM FOR USE IN MEMS DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/179608
[patent_app_country] => US
[patent_app_date] => 2011-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3038
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13179608
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/179608 | Suspended beam for use in MEMS device | Jul 10, 2011 | Issued |
Array
(
[id] => 7716993
[patent_doc_number] => 20120007102
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-12
[patent_title] => 'High Voltage Device and Method for Optical Devices'
[patent_app_type] => utility
[patent_app_number] => 13/179346
[patent_app_country] => US
[patent_app_date] => 2011-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 3515
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0007/20120007102.pdf
[firstpage_image] =>[orig_patent_app_number] => 13179346
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/179346 | High Voltage Device and Method for Optical Devices | Jul 7, 2011 | Abandoned |
Array
(
[id] => 10093027
[patent_doc_number] => 09129856
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-09-08
[patent_title] => 'Method for efficiently fabricating memory cells with logic FETs and related structure'
[patent_app_type] => utility
[patent_app_number] => 13/179248
[patent_app_country] => US
[patent_app_date] => 2011-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4839
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13179248
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/179248 | Method for efficiently fabricating memory cells with logic FETs and related structure | Jul 7, 2011 | Issued |
Array
(
[id] => 8603953
[patent_doc_number] => 20130009265
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-10
[patent_title] => 'PHOTON COUNTING UV-APD'
[patent_app_type] => utility
[patent_app_number] => 13/179378
[patent_app_country] => US
[patent_app_date] => 2011-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4977
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13179378
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/179378 | Photon counting UV-APD | Jul 7, 2011 | Issued |
Array
(
[id] => 8603871
[patent_doc_number] => 20130009183
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-10
[patent_title] => 'REFLECTIVE CIRCUIT BOARD FOR LED BACKLIGHT'
[patent_app_type] => utility
[patent_app_number] => 13/179443
[patent_app_country] => US
[patent_app_date] => 2011-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3115
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13179443
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/179443 | REFLECTIVE CIRCUIT BOARD FOR LED BACKLIGHT | Jul 7, 2011 | Abandoned |
Array
(
[id] => 7717025
[patent_doc_number] => 20120007119
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-12
[patent_title] => 'LIGHT-EMITTING SEMICONDUCTOR DEVICE, MOUNTED SUBSTRATE, AND FABRICATION METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/179200
[patent_app_country] => US
[patent_app_date] => 2011-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7356
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0007/20120007119.pdf
[firstpage_image] =>[orig_patent_app_number] => 13179200
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/179200 | Light-emitting semiconductor device, mounted substrate, and fabrication method thereof | Jul 7, 2011 | Issued |
Array
(
[id] => 8963625
[patent_doc_number] => 20130203227
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-08
[patent_title] => 'METHOD FOR MANUFACTURING THREE-DIMENSIONAL SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/880641
[patent_app_country] => US
[patent_app_date] => 2011-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5332
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13880641
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/880641 | Method for manufacturing three-dimensional semiconductor memory device | Jun 29, 2011 | Issued |
Array
(
[id] => 8560475
[patent_doc_number] => 08334540
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-12-18
[patent_title] => 'Display device'
[patent_app_type] => utility
[patent_app_number] => 13/173559
[patent_app_country] => US
[patent_app_date] => 2011-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 42
[patent_no_of_words] => 21515
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13173559
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/173559 | Display device | Jun 29, 2011 | Issued |
Array
(
[id] => 8261663
[patent_doc_number] => 20120161094
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-28
[patent_title] => '3D SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/376276
[patent_app_country] => US
[patent_app_date] => 2011-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6247
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13376276
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/376276 | 3D semiconductor memory device and manufacturing method thereof | Jun 29, 2011 | Issued |
Array
(
[id] => 7486086
[patent_doc_number] => 20110250715
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-10-13
[patent_title] => 'METHODS FOR FORMING ANTI-REFLECTION STRUCTURES FOR CMOS IMAGE SENSORS'
[patent_app_type] => utility
[patent_app_number] => 13/165375
[patent_app_country] => US
[patent_app_date] => 2011-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 39
[patent_no_of_words] => 17348
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0250/20110250715.pdf
[firstpage_image] =>[orig_patent_app_number] => 13165375
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/165375 | Methods for forming anti-reflection structures for CMOS image sensors | Jun 20, 2011 | Issued |
Array
(
[id] => 6015949
[patent_doc_number] => 20110223773
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-09-15
[patent_title] => 'LOW TEMPERATURE PROCESS FOR DEPOSITING A HIGH EXTINCTION COEFFICIENT NON-PEELING OPTICAL ABSORBER FOR A SCANNING LASER SURFACE ANNEAL OF IMPLANTED DOPANTS'
[patent_app_type] => utility
[patent_app_number] => 13/111306
[patent_app_country] => US
[patent_app_date] => 2011-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4410
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0223/20110223773.pdf
[firstpage_image] =>[orig_patent_app_number] => 13111306
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/111306 | Low temperature process for depositing a high extinction coefficient non-peeling optical absorber for a scanning laser surface anneal of implanted dopants | May 18, 2011 | Issued |
Array
(
[id] => 9239721
[patent_doc_number] => 08604515
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-12-10
[patent_title] => 'Bidirectional protection component'
[patent_app_type] => utility
[patent_app_number] => 13/105238
[patent_app_country] => US
[patent_app_date] => 2011-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 2147
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13105238
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/105238 | Bidirectional protection component | May 10, 2011 | Issued |
Array
(
[id] => 8487009
[patent_doc_number] => 20120286416
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-15
[patent_title] => 'SEMICONDUCTOR CHIP PACKAGE ASSEMBLY AND METHOD FOR MAKING SAME'
[patent_app_type] => utility
[patent_app_number] => 13/105325
[patent_app_country] => US
[patent_app_date] => 2011-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7221
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13105325
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/105325 | SEMICONDUCTOR CHIP PACKAGE ASSEMBLY AND METHOD FOR MAKING SAME | May 10, 2011 | Abandoned |
Array
(
[id] => 7584159
[patent_doc_number] => 20110278669
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-11-17
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/105145
[patent_app_country] => US
[patent_app_date] => 2011-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 4739
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0278/20110278669.pdf
[firstpage_image] =>[orig_patent_app_number] => 13105145
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/105145 | SEMICONDUCTOR DEVICE | May 10, 2011 | Abandoned |
Array
(
[id] => 8876420
[patent_doc_number] => 08471387
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-06-25
[patent_title] => 'Extendable network structure'
[patent_app_type] => utility
[patent_app_number] => 13/105239
[patent_app_country] => US
[patent_app_date] => 2011-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 28
[patent_no_of_words] => 7380
[patent_no_of_claims] => 45
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13105239
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/105239 | Extendable network structure | May 10, 2011 | Issued |
Array
(
[id] => 7577391
[patent_doc_number] => 20110291273
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-01
[patent_title] => 'CHIP BUMP STRUCTURE AND METHOD FOR FORMING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/104597
[patent_app_country] => US
[patent_app_date] => 2011-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3442
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0291/20110291273.pdf
[firstpage_image] =>[orig_patent_app_number] => 13104597
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/104597 | Chip bump structure and method for forming the same | May 9, 2011 | Issued |
Array
(
[id] => 9402264
[patent_doc_number] => 08692318
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-08
[patent_title] => 'Trench MOS structure and method for making the same'
[patent_app_type] => utility
[patent_app_number] => 13/104924
[patent_app_country] => US
[patent_app_date] => 2011-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2502
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13104924
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/104924 | Trench MOS structure and method for making the same | May 9, 2011 | Issued |
Array
(
[id] => 8486957
[patent_doc_number] => 20120286364
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-15
[patent_title] => 'Integrated Circuit Diode'
[patent_app_type] => utility
[patent_app_number] => 13/104542
[patent_app_country] => US
[patent_app_date] => 2011-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 3763
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13104542
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/104542 | Integrated circuit diode | May 9, 2011 | Issued |
Array
(
[id] => 9074960
[patent_doc_number] => 08552540
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-08
[patent_title] => 'Wafer level package with thermal pad for higher power dissipation'
[patent_app_type] => utility
[patent_app_number] => 13/104620
[patent_app_country] => US
[patent_app_date] => 2011-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 71
[patent_no_of_words] => 8028
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13104620
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/104620 | Wafer level package with thermal pad for higher power dissipation | May 9, 2011 | Issued |
Array
(
[id] => 8876283
[patent_doc_number] => 08471249
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-06-25
[patent_title] => 'Carbon field effect transistors having charged monolayers to reduce parasitic resistance'
[patent_app_type] => utility
[patent_app_number] => 13/104591
[patent_app_country] => US
[patent_app_date] => 2011-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 4101
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13104591
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/104591 | Carbon field effect transistors having charged monolayers to reduce parasitic resistance | May 9, 2011 | Issued |