| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 10295268
[patent_doc_number] => 20150180267
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-25
[patent_title] => 'METHOD AND APPARATUS FOR WIRELESS CHARGING OF A BIOELECTRONIC DEVICE IMPLANTED IN A LABORATORY ANIMAL OR IN A HUMAN BEING'
[patent_app_type] => utility
[patent_app_number] => 14/406783
[patent_app_country] => US
[patent_app_date] => 2013-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4764
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14406783
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/406783 | Method and apparatus for wireless charging of a bioelectronic device implanted in a laboratory animal or in a human being | Jun 17, 2013 | Issued |
Array
(
[id] => 9571908
[patent_doc_number] => 20140189621
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-07-03
[patent_title] => 'APPARATUS AND METHOD FOR MODELING CONTROLLER OF CAN BUS SIMULATOR'
[patent_app_type] => utility
[patent_app_number] => 13/913148
[patent_app_country] => US
[patent_app_date] => 2013-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3211
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13913148
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/913148 | APPARATUS AND METHOD FOR MODELING CONTROLLER OF CAN BUS SIMULATOR | Jun 6, 2013 | Abandoned |
Array
(
[id] => 10085483
[patent_doc_number] => 09122831
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-09-01
[patent_title] => 'LSI designing apparatus, LSI designing method, and program'
[patent_app_type] => utility
[patent_app_number] => 14/380447
[patent_app_country] => US
[patent_app_date] => 2013-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4586
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14380447
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/380447 | LSI designing apparatus, LSI designing method, and program | May 19, 2013 | Issued |
Array
(
[id] => 9054429
[patent_doc_number] => 20130252143
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-26
[patent_title] => 'METHOD AND SYSTEM FOR DESIGN OF ENHANCED ACCURACY PATTERNS FOR CHARGED PARTICLE BEAM LITHOGRAPHY'
[patent_app_type] => utility
[patent_app_number] => 13/894349
[patent_app_country] => US
[patent_app_date] => 2013-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 11192
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13894349
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/894349 | METHOD AND SYSTEM FOR DESIGN OF ENHANCED ACCURACY PATTERNS FOR CHARGED PARTICLE BEAM LITHOGRAPHY | May 13, 2013 | Abandoned |
Array
(
[id] => 10252768
[patent_doc_number] => 20150137764
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-21
[patent_title] => 'ATTENUATION CIRCUIT FOR AN ENERGY STORAGE DEVICE AND METHOD FOR ATTENUATING OSCILLATIONS OF THE OUTPUT CURRENT OF AN ENERGY STORAGE DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/406874
[patent_app_country] => US
[patent_app_date] => 2013-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5251
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14406874
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/406874 | Attenuation circuit for an energy storage device and method for attenuating oscillations of the output current of an energy storage device | May 12, 2013 | Issued |
Array
(
[id] => 9746610
[patent_doc_number] => 20140282329
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'AUTOMATED DESIGN RULE CHECKING (DRC) TEST CASE GENERATION'
[patent_app_type] => utility
[patent_app_number] => 13/833028
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5958
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13833028
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/833028 | Automated design rule checking (DRC) test case generation | Mar 14, 2013 | Issued |
Array
(
[id] => 9458709
[patent_doc_number] => 08719736
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-05-06
[patent_title] => 'Compact and accurate wafer topography proximity effect modeling for full chip simulation'
[patent_app_type] => utility
[patent_app_number] => 13/838845
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 4710
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13838845
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/838845 | Compact and accurate wafer topography proximity effect modeling for full chip simulation | Mar 14, 2013 | Issued |
Array
(
[id] => 10677417
[patent_doc_number] => 20160023562
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-01-28
[patent_title] => 'PORTABLE ELECTRIC VEHICLE CHARGING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/774915
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6819
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14774915
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/774915 | Portable electric vehicle charging device | Mar 14, 2013 | Issued |
Array
(
[id] => 9229896
[patent_doc_number] => 08635578
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-01-21
[patent_title] => 'System and method for strengthening of a circuit element to reduce an integrated circuit\'s power consumption'
[patent_app_type] => utility
[patent_app_number] => 13/828709
[patent_app_country] => US
[patent_app_date] => 2013-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 2606
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13828709
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/828709 | System and method for strengthening of a circuit element to reduce an integrated circuit's power consumption | Mar 13, 2013 | Issued |
Array
(
[id] => 9847816
[patent_doc_number] => 08949750
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-03
[patent_title] => 'Method and system for forming a diagonal pattern using charged particle beam lithography'
[patent_app_type] => utility
[patent_app_number] => 13/802298
[patent_app_country] => US
[patent_app_date] => 2013-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 26
[patent_no_of_words] => 10815
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 294
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13802298
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/802298 | Method and system for forming a diagonal pattern using charged particle beam lithography | Mar 12, 2013 | Issued |
Array
(
[id] => 9564062
[patent_doc_number] => 20140181775
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-26
[patent_title] => 'UNIT CAPACITOR MODULE, AUTOMATIC CAPACITOR LAYOUT METHOD THEREOF AND AUTOMATIC CAPACITOR LAYOUT DEVICE THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/798169
[patent_app_country] => US
[patent_app_date] => 2013-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 3760
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13798169
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/798169 | UNIT CAPACITOR MODULE, AUTOMATIC CAPACITOR LAYOUT METHOD THEREOF AND AUTOMATIC CAPACITOR LAYOUT DEVICE THEREOF | Mar 12, 2013 | Abandoned |
Array
(
[id] => 12517215
[patent_doc_number] => 10003209
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-19
[patent_title] => Charge period adjusting apparatus, charge system, and charge period adjusting program
[patent_app_type] => utility
[patent_app_number] => 14/774443
[patent_app_country] => US
[patent_app_date] => 2013-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7135
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14774443
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/774443 | Charge period adjusting apparatus, charge system, and charge period adjusting program | Mar 10, 2013 | Issued |
Array
(
[id] => 9540373
[patent_doc_number] => 20140165020
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-12
[patent_title] => 'METHOD OF FORMING A LAYOUT INCLUDING CELLS HAVING DIFFERENT THRESHOLD VOLTAGES, A SYSTEM OF IMPLEMENTING AND A LAYOUT FORMED'
[patent_app_type] => utility
[patent_app_number] => 13/793515
[patent_app_country] => US
[patent_app_date] => 2013-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5701
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13793515
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/793515 | Method of forming a layout including cells having different threshold voltages, a system of implementing and a layout formed | Mar 10, 2013 | Issued |
Array
(
[id] => 9036444
[patent_doc_number] => 20130239082
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-12
[patent_title] => 'PROGRAMMABLE MICROFLUIDIC SYSTEMS AND RELATED METHODS'
[patent_app_type] => utility
[patent_app_number] => 13/790865
[patent_app_country] => US
[patent_app_date] => 2013-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4854
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13790865
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/790865 | Programmable microfluidic systems and related methods | Mar 7, 2013 | Issued |
Array
(
[id] => 9723253
[patent_doc_number] => 20140258954
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-11
[patent_title] => 'RANKING VERIFICATION RESULTS FOR ROOT CAUSE ANALYSIS'
[patent_app_type] => utility
[patent_app_number] => 13/786599
[patent_app_country] => US
[patent_app_date] => 2013-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7623
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13786599
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/786599 | Ranking verification results for root cause analysis | Mar 5, 2013 | Issued |
Array
(
[id] => 10854364
[patent_doc_number] => 08881075
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-11-04
[patent_title] => 'Method for measuring assertion density in a system of verifying integrated circuit design'
[patent_app_type] => utility
[patent_app_number] => 13/783635
[patent_app_country] => US
[patent_app_date] => 2013-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2205
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13783635
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/783635 | Method for measuring assertion density in a system of verifying integrated circuit design | Mar 3, 2013 | Issued |
Array
(
[id] => 8918227
[patent_doc_number] => 20130179851
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-07-11
[patent_title] => 'STATISTICAL CORNER EVALUATION FOR COMPLEX ON CHIP VARIATION MODEL'
[patent_app_type] => utility
[patent_app_number] => 13/784701
[patent_app_country] => US
[patent_app_date] => 2013-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4582
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13784701
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/784701 | Statistical corner evaluation for complex on chip variation model | Mar 3, 2013 | Issued |
Array
(
[id] => 8959183
[patent_doc_number] => 08504977
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-08-06
[patent_title] => 'Electronic device and method for generating electrical rule file for circuit board'
[patent_app_type] => utility
[patent_app_number] => 13/779775
[patent_app_country] => US
[patent_app_date] => 2013-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2522
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 312
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13779775
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/779775 | Electronic device and method for generating electrical rule file for circuit board | Feb 27, 2013 | Issued |
Array
(
[id] => 8918226
[patent_doc_number] => 20130179852
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-07-11
[patent_title] => 'SYSTEMS AND METHODS FOR CORRELATED PARAMETERS IN STATISTICAL STATIC TIMING ANALYSIS'
[patent_app_type] => utility
[patent_app_number] => 13/780413
[patent_app_country] => US
[patent_app_date] => 2013-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7574
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13780413
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/780413 | Systems and methods for correlated parameters in statistical static timing analysis | Feb 27, 2013 | Issued |
Array
(
[id] => 9826143
[patent_doc_number] => 08935639
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-01-13
[patent_title] => 'Natively color-aware double patterning technology (DPT) compliant routing'
[patent_app_type] => utility
[patent_app_number] => 13/779615
[patent_app_country] => US
[patent_app_date] => 2013-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 5813
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 282
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13779615
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/779615 | Natively color-aware double patterning technology (DPT) compliant routing | Feb 26, 2013 | Issued |