
Anthan Tran
Examiner (ID: 7284, Phone: (571)272-8709 , Office: P/2825 )
| Most Active Art Unit | 2825 |
| Art Unit(s) | 2825, 2827 |
| Total Applications | 1125 |
| Issued Applications | 917 |
| Pending Applications | 74 |
| Abandoned Applications | 152 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18155900
[patent_doc_number] => 11568889
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-31
[patent_title] => Magnetic processing unit
[patent_app_type] => utility
[patent_app_number] => 17/628843
[patent_app_country] => US
[patent_app_date] => 2020-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 41
[patent_no_of_words] => 13910
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17628843
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/628843 | Magnetic processing unit | Jul 20, 2020 | Issued |
Array
(
[id] => 16402062
[patent_doc_number] => 20200342920
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-29
[patent_title] => APPARATUSES AND METHODS FOR CONTROLLING DATA TIMING IN A MULTI-MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/924023
[patent_app_country] => US
[patent_app_date] => 2020-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7732
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16924023
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/924023 | Apparatuses and methods for controlling data timing in a multi-memory system | Jul 7, 2020 | Issued |
Array
(
[id] => 18935221
[patent_doc_number] => 11887659
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-30
[patent_title] => Apparatuses and methods for driving data lines in memory arrays
[patent_app_type] => utility
[patent_app_number] => 16/919453
[patent_app_country] => US
[patent_app_date] => 2020-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 11573
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 307
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16919453
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/919453 | Apparatuses and methods for driving data lines in memory arrays | Jul 1, 2020 | Issued |
Array
(
[id] => 17637920
[patent_doc_number] => 11348649
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-31
[patent_title] => Threshold voltage setting with boosting read scheme
[patent_app_type] => utility
[patent_app_number] => 16/909826
[patent_app_country] => US
[patent_app_date] => 2020-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 30
[patent_no_of_words] => 15773
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16909826
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/909826 | Threshold voltage setting with boosting read scheme | Jun 22, 2020 | Issued |
Array
(
[id] => 17302746
[patent_doc_number] => 20210398585
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-23
[patent_title] => PROCESSING OF UNASSIGNED ROW ADDRESS IN A MEMORY
[patent_app_type] => utility
[patent_app_number] => 16/904004
[patent_app_country] => US
[patent_app_date] => 2020-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9090
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -25
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16904004
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/904004 | Processing of unassigned row address in a memory | Jun 16, 2020 | Issued |
Array
(
[id] => 17295177
[patent_doc_number] => 20210391016
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-16
[patent_title] => MODIFIED SEEDING SCHEME DURING A PROGRAM OPERATION IN A MEMORY SUB-SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/946274
[patent_app_country] => US
[patent_app_date] => 2020-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11553
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16946274
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/946274 | MODIFIED SEEDING SCHEME DURING A PROGRAM OPERATION IN A MEMORY SUB-SYSTEM | Jun 11, 2020 | Abandoned |
Array
(
[id] => 16402074
[patent_doc_number] => 20200342932
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-29
[patent_title] => NAND CONNECTED GAIN CELL MEMORY
[patent_app_type] => utility
[patent_app_number] => 16/896057
[patent_app_country] => US
[patent_app_date] => 2020-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20697
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16896057
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/896057 | NAND CONNECTED GAIN CELL MEMORY | Jun 7, 2020 | Abandoned |
Array
(
[id] => 17277681
[patent_doc_number] => 20210383879
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-09
[patent_title] => COUPLING CAPACITANCE REDUCTION DURING PROGRAM VERIFY FOR PERFORMANCE IMPROVEMENT
[patent_app_type] => utility
[patent_app_number] => 16/893859
[patent_app_country] => US
[patent_app_date] => 2020-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19303
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16893859
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/893859 | COUPLING CAPACITANCE REDUCTION DURING PROGRAM VERIFY FOR PERFORMANCE IMPROVEMENT | Jun 4, 2020 | Abandoned |
Array
(
[id] => 16315859
[patent_doc_number] => 20200294597
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-17
[patent_title] => MEMORY DEVICE AND METHOD OF OPERATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/891561
[patent_app_country] => US
[patent_app_date] => 2020-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14949
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16891561
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/891561 | Memory device and method of operating the same | Jun 2, 2020 | Issued |
Array
(
[id] => 16315858
[patent_doc_number] => 20200294596
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-17
[patent_title] => MEMORY DEVICE AND METHOD OF OPERATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/891345
[patent_app_country] => US
[patent_app_date] => 2020-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14944
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16891345
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/891345 | MEMORY DEVICE AND METHOD OF OPERATING THE SAME | Jun 2, 2020 | Abandoned |
Array
(
[id] => 16315851
[patent_doc_number] => 20200294589
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-17
[patent_title] => SYSTEM AND METHOD FOR PERFORMING MEMORY OPERATIONS IN RRAM CELLS
[patent_app_type] => utility
[patent_app_number] => 16/890933
[patent_app_country] => US
[patent_app_date] => 2020-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7236
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16890933
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/890933 | System and method for performing memory operations in RRAM cells | Jun 1, 2020 | Issued |
Array
(
[id] => 16856781
[patent_doc_number] => 20210157526
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-27
[patent_title] => MEMORY DEVICE AND METHOD OF OPERATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/886281
[patent_app_country] => US
[patent_app_date] => 2020-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14652
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16886281
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/886281 | Memory device and method of operating the same | May 27, 2020 | Issued |
Array
(
[id] => 17456285
[patent_doc_number] => 11271152
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-08
[patent_title] => Semiconductor memory device
[patent_app_type] => utility
[patent_app_number] => 16/875259
[patent_app_country] => US
[patent_app_date] => 2020-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 22
[patent_no_of_words] => 7095
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 372
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16875259
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/875259 | Semiconductor memory device | May 14, 2020 | Issued |
Array
(
[id] => 16845728
[patent_doc_number] => 11017821
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-25
[patent_title] => Magnetic recording array and magnetic recording device
[patent_app_type] => utility
[patent_app_number] => 16/866655
[patent_app_country] => US
[patent_app_date] => 2020-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 7099
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16866655
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/866655 | Magnetic recording array and magnetic recording device | May 4, 2020 | Issued |
Array
(
[id] => 16645305
[patent_doc_number] => 10923169
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-16
[patent_title] => Magnetic recording array and magnetic recording device
[patent_app_type] => utility
[patent_app_number] => 16/859096
[patent_app_country] => US
[patent_app_date] => 2020-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 7152
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16859096
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/859096 | Magnetic recording array and magnetic recording device | Apr 26, 2020 | Issued |
Array
(
[id] => 17129240
[patent_doc_number] => 20210304009
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-30
[patent_title] => SEPARATE STORAGE AND CONTROL OF STATIC AND DYNAMIC NEURAL NETWORK DATA WITHIN A NON-VOLATILE MEMORY ARRAY
[patent_app_type] => utility
[patent_app_number] => 16/834515
[patent_app_country] => US
[patent_app_date] => 2020-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14340
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16834515
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/834515 | Separate storage and control of static and dynamic neural network data within a non-volatile memory array | Mar 29, 2020 | Issued |
Array
(
[id] => 17630311
[patent_doc_number] => 20220165326
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-26
[patent_title] => SYSTEM APPLICATION OF DRAM COMPONENT WITH CACHE MODE
[patent_app_type] => utility
[patent_app_number] => 17/439215
[patent_app_country] => US
[patent_app_date] => 2020-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16608
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17439215
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/439215 | System application of DRAM component with cache mode | Mar 15, 2020 | Issued |
Array
(
[id] => 17900483
[patent_doc_number] => 20220310145
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-29
[patent_title] => MAGNETIC RECORDING ARRAY
[patent_app_type] => utility
[patent_app_number] => 17/419096
[patent_app_country] => US
[patent_app_date] => 2020-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9352
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17419096
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/419096 | Magnetic recording array | Mar 4, 2020 | Issued |
Array
(
[id] => 16347754
[patent_doc_number] => 20200312405
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-01
[patent_title] => NEURAL NETWORK COMPUTATION METHOD AND APPARATUS USING ADAPTIVE DATA REPRESENTATION
[patent_app_type] => utility
[patent_app_number] => 16/798166
[patent_app_country] => US
[patent_app_date] => 2020-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5320
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16798166
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/798166 | Neural network computation method and apparatus using adaptive data representation | Feb 20, 2020 | Issued |
Array
(
[id] => 17668125
[patent_doc_number] => 11361828
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-14
[patent_title] => Semiconductor memory device and method of operating the same
[patent_app_type] => utility
[patent_app_number] => 16/797828
[patent_app_country] => US
[patent_app_date] => 2020-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 6621
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16797828
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/797828 | Semiconductor memory device and method of operating the same | Feb 20, 2020 | Issued |