Anthony Bartis

Array ( [id] => 2689360 [patent_doc_number] => 05045905 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-09-03 [patent_title] => 'Amorphous silicon thin film transistor' [patent_app_type] => 1 [patent_app_number] => 7/626375 [patent_app_country] => US [patent_app_date] => 1990-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 1707 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/045/05045905.pdf [firstpage_image] =>[orig_patent_app_number] => 626375 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2850914 [patent_doc_number] => 05138407 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-08-11 [patent_title] => 'Transistor made of 3-5 group semiconductor materials on a silicon substrate' [patent_app_type] => 1 [patent_app_number] => 7/622822 [patent_app_country] => US [patent_app_date] => 1990-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 3149 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/138/05138407.pdf [firstpage_image] =>[orig_patent_app_number] => 622822 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2911744 [patent_doc_number] => 05216276 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-06-01 [patent_title] => 'Semiconductor integrated circuit device having high matching degree and high integration density' [patent_app_type] => 1 [patent_app_number] => 7/622592 [patent_app_country] => US [patent_app_date] => 1990-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 4572 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/216/05216276.pdf [firstpage_image] =>[orig_patent_app_number] => 622592 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2827861 [patent_doc_number] => 05168330 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-12-01 [patent_title] => 'Semiconductor device having a semiconductor substrate interfaced to a dissimilar material by means of a single crystal pseudomorphic interlayer' [patent_app_type] => 1 [patent_app_number] => 7/620574 [patent_app_country] => US [patent_app_date] => 1990-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 3366 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 21 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/168/05168330.pdf [firstpage_image] =>[orig_patent_app_number] => 620574 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2867399 [patent_doc_number] => 05150188 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-09-22 [patent_title] => 'Reference voltage generating circuit device' [patent_app_type] => 1 [patent_app_number] => 7/620030 [patent_app_country] => US [patent_app_date] => 1990-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 3614 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/150/05150188.pdf [firstpage_image] =>[orig_patent_app_number] => 620030 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2926615 [patent_doc_number] => 05192989 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-03-09 [patent_title] => 'Lateral DMOS FET device with reduced on resistance' [patent_app_type] => 1 [patent_app_number] => 7/618358 [patent_app_country] => US [patent_app_date] => 1990-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 32 [patent_no_of_words] => 6889 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/192/05192989.pdf [firstpage_image] =>[orig_patent_app_number] => 618358 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2885722 [patent_doc_number] => 05119160 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-06-02 [patent_title] => 'Clocked CBICMOS integrated transistor structure' [patent_app_type] => 1 [patent_app_number] => 7/614938 [patent_app_country] => US [patent_app_date] => 1990-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1826 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 438 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/119/05119160.pdf [firstpage_image] =>[orig_patent_app_number] => 614938 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2782419 [patent_doc_number] => 05132757 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-07-21 [patent_title] => 'LDD field effect transistor having a large reproducible saturation current' [patent_app_type] => 1 [patent_app_number] => 7/614890 [patent_app_country] => US [patent_app_date] => 1990-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 3187 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/132/05132757.pdf [firstpage_image] =>[orig_patent_app_number] => 614890 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2844087 [patent_doc_number] => 05121179 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-06-09 [patent_title] => 'Higher impedance pull-up and pull-down input protection resistors for MIS transistor integrated circuits' [patent_app_type] => 1 [patent_app_number] => 7/610620 [patent_app_country] => US [patent_app_date] => 1990-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 16 [patent_no_of_words] => 3107 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/121/05121179.pdf [firstpage_image] =>[orig_patent_app_number] => 610620 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2687140 [patent_doc_number] => 05066992 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-11-19 [patent_title] => 'Programmable and erasable MOS memory device' [patent_app_type] => 1 [patent_app_number] => 7/609017 [patent_app_country] => US [patent_app_date] => 1990-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 27 [patent_no_of_words] => 3223 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 325 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/066/05066992.pdf [firstpage_image] =>[orig_patent_app_number] => 609017 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2828046 [patent_doc_number] => 05168340 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-12-01 [patent_title] => 'Semiconductor integrated circuit device with guardring regions to prevent the formation of an MOS diode' [patent_app_type] => 1 [patent_app_number] => 7/596614 [patent_app_country] => US [patent_app_date] => 1990-10-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 13 [patent_no_of_words] => 2429 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 210 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/168/05168340.pdf [firstpage_image] =>[orig_patent_app_number] => 596614 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2802959 [patent_doc_number] => 05144380 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-09-01 [patent_title] => 'Diamond semiconductor device with a non-doped diamond thin film between a diamond active layer and a substrate' [patent_app_type] => 1 [patent_app_number] => 7/592794 [patent_app_country] => US [patent_app_date] => 1990-10-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2270 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/144/05144380.pdf [firstpage_image] =>[orig_patent_app_number] => 592794 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2837454 [patent_doc_number] => 05128734 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-07-07 [patent_title] => 'Surface channel hact' [patent_app_type] => 1 [patent_app_number] => 7/591656 [patent_app_country] => US [patent_app_date] => 1990-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1410 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/128/05128734.pdf [firstpage_image] =>[orig_patent_app_number] => 591656 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2767052 [patent_doc_number] => 05060031 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-10-22 [patent_title] => 'Complementary heterojunction field effect transistor with an anisotype N+ g a -channel devices' [patent_app_type] => 1 [patent_app_number] => 7/584014 [patent_app_country] => US [patent_app_date] => 1990-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2866 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/060/05060031.pdf [firstpage_image] =>[orig_patent_app_number] => 584014 [rel_patent_id] =>[rel_patent_doc_number] =>)