Anthony J Green

Array ( [id] => 5916353 [patent_doc_number] => 20060129752 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-15 [patent_title] => 'Burst write in a non-volatile memory device' [patent_app_type] => utility [patent_app_number] => 11/353573 [patent_app_country] => US [patent_app_date] => 2006-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 37 [patent_figures_cnt] => 37 [patent_no_of_words] => 14336 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0129/20060129752.pdf [firstpage_image] =>[orig_patent_app_number] => 11353573 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5879094 [patent_doc_number] => 20060168398 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-27 [patent_title] => 'Distributed processing RAID system' [patent_app_type] => utility [patent_app_number] => 11/338119 [patent_app_country] => US [patent_app_date] => 2006-01-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 16295 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0168/20060168398.pdf [firstpage_image] =>[orig_patent_app_number] => 11338119 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4841292 [patent_doc_number] => 20080281778 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-11-13 [patent_title] => 'Hardware Accelerator Based Method and Device for String Searching' [patent_app_type] => utility [patent_app_number] => 12/161519 [patent_app_country] => US [patent_app_date] => 2006-01-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4454 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0281/20080281778.pdf [firstpage_image] =>[orig_patent_app_number] => 12161519 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5749291 [patent_doc_number] => 20060112225 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-05-25 [patent_title] => 'Storage subsystem and storage subsystem control method' [patent_app_type] => utility [patent_app_number] => 11/328057 [patent_app_country] => US [patent_app_date] => 2006-01-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 10494 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0112/20060112225.pdf [firstpage_image] =>[orig_patent_app_number] => 11328057 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5806360 [patent_doc_number] => 20060092713 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-05-04 [patent_title] => 'Synchronous memory open page register' [patent_app_type] => utility [patent_app_number] => 11/302056 [patent_app_country] => US [patent_app_date] => 2005-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2977 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0092/20060092713.pdf [firstpage_image] =>[orig_patent_app_number] => 11302056 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5728538 [patent_doc_number] => 20060059299 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-16 [patent_title] => 'Apparatus and method for pipelined memory operations' [patent_app_type] => utility [patent_app_number] => 11/270251 [patent_app_country] => US [patent_app_date] => 2005-11-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 38 [patent_figures_cnt] => 38 [patent_no_of_words] => 13240 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0059/20060059299.pdf [firstpage_image] =>[orig_patent_app_number] => 11270251 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8412543 [patent_doc_number] => 08275952 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-09-25 [patent_title] => 'Data recording device and data recording method configured to sort data by frame ID prior to recording' [patent_app_type] => utility [patent_app_number] => 11/666916 [patent_app_country] => US [patent_app_date] => 2005-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 5107 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 213 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11666916 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5833444 [patent_doc_number] => 20060245274 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-02 [patent_title] => 'Apparatus and method for controlling NAND flash memory' [patent_app_type] => utility [patent_app_number] => 11/256051 [patent_app_country] => US [patent_app_date] => 2005-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3837 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0245/20060245274.pdf [firstpage_image] =>[orig_patent_app_number] => 11256051 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 809954 [patent_doc_number] => 07421558 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-09-02 [patent_title] => 'System controlling interface timing in memory module and related method' [patent_app_type] => utility [patent_app_number] => 11/256108 [patent_app_country] => US [patent_app_date] => 2005-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4092 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 275 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/421/07421558.pdf [firstpage_image] =>[orig_patent_app_number] => 11256108 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 596158 [patent_doc_number] => 07454562 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-11-18 [patent_title] => 'Performance information in digital storage memory module apparatus and method' [patent_app_type] => utility [patent_app_number] => 11/257384 [patent_app_country] => US [patent_app_date] => 2005-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3172 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 217 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/454/07454562.pdf [firstpage_image] =>[orig_patent_app_number] => 11257384 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 590053 [patent_doc_number] => 07464235 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-12-09 [patent_title] => 'Storage system and control method thereof, and computer program product' [patent_app_type] => utility [patent_app_number] => 11/256154 [patent_app_country] => US [patent_app_date] => 2005-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 16 [patent_no_of_words] => 9766 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 238 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/464/07464235.pdf [firstpage_image] =>[orig_patent_app_number] => 11256154 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 116411 [patent_doc_number] => 07721053 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-05-18 [patent_title] => 'Intelligent logical unit provisioning' [patent_app_type] => utility [patent_app_number] => 11/256912 [patent_app_country] => US [patent_app_date] => 2005-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2971 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/721/07721053.pdf [firstpage_image] =>[orig_patent_app_number] => 11256912 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5770746 [patent_doc_number] => 20060020766 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-01-26 [patent_title] => 'Systems and methods for multiprocessor scalable write barrier' [patent_app_type] => utility [patent_app_number] => 11/233909 [patent_app_country] => US [patent_app_date] => 2005-09-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3708 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0020/20060020766.pdf [firstpage_image] =>[orig_patent_app_number] => 11233909 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 843580 [patent_doc_number] => 07392344 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-06-24 [patent_title] => 'Data-processing system and method for supporting varying sizes of cache memory' [patent_app_type] => utility [patent_app_number] => 11/226086 [patent_app_country] => US [patent_app_date] => 2005-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4155 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/392/07392344.pdf [firstpage_image] =>[orig_patent_app_number] => 11226086 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5058620 [patent_doc_number] => 20070061542 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-15 [patent_title] => 'System for a distributed column chunk data store' [patent_app_type] => utility [patent_app_number] => 11/226606 [patent_app_country] => US [patent_app_date] => 2005-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7916 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0061/20070061542.pdf [firstpage_image] =>[orig_patent_app_number] => 11226606 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 894552 [patent_doc_number] => 07350049 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2008-03-25 [patent_title] => 'Method and apparatus for managing access to a file allocation table' [patent_app_type] => utility [patent_app_number] => 11/226618 [patent_app_country] => US [patent_app_date] => 2005-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 4422 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/350/07350049.pdf [firstpage_image] =>[orig_patent_app_number] => 11226618 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 305590 [patent_doc_number] => 07536514 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-05-19 [patent_title] => 'Early return indication for read exclusive requests in shared memory architecture' [patent_app_type] => utility [patent_app_number] => 11/225655 [patent_app_country] => US [patent_app_date] => 2005-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 11031 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/536/07536514.pdf [firstpage_image] =>[orig_patent_app_number] => 11225655 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5058598 [patent_doc_number] => 20070061520 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-15 [patent_title] => 'Techniques for reducing castouts in a snoop filter' [patent_app_type] => utility [patent_app_number] => 11/225937 [patent_app_country] => US [patent_app_date] => 2005-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 8201 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0061/20070061520.pdf [firstpage_image] =>[orig_patent_app_number] => 11225937 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 378989 [patent_doc_number] => 07313658 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-12-25 [patent_title] => 'Microprocessor and method for utilizing disparity between bus clock and core clock frequencies to prioritize cache line fill bus access requests' [patent_app_type] => utility [patent_app_number] => 11/225865 [patent_app_country] => US [patent_app_date] => 2005-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6704 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/313/07313658.pdf [firstpage_image] =>[orig_patent_app_number] => 11225865 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5774041 [patent_doc_number] => 20050268062 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-01 [patent_title] => 'Hierarchical storage apparatus and control apparatus thereof' [patent_app_type] => utility [patent_app_number] => 11/189200 [patent_app_country] => US [patent_app_date] => 2005-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5224 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0268/20050268062.pdf [firstpage_image] =>[orig_patent_app_number] => 11189200 [rel_patent_id] =>[rel_patent_doc_number] =>)