Anthony J Green
Examiner (ID: 130, Phone: (571)272-1367 , Office: P/1731 )
Most Active Art Unit | 1731 |
Art Unit(s) | 1754, 2899, 1108, 1793, 1731, 1755 |
Total Applications | 4596 |
Issued Applications | 3675 |
Pending Applications | 315 |
Abandoned Applications | 605 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 908400
[patent_doc_number] => 07337278
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-02-26
[patent_title] => 'System, method and storage medium for prefetching via memory block tags'
[patent_app_type] => utility
[patent_app_number] => 10/709127
[patent_app_country] => US
[patent_app_date] => 2004-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5774
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/337/07337278.pdf
[firstpage_image] =>[orig_patent_app_number] => 10709127
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/709127 | System, method and storage medium for prefetching via memory block tags | Apr 14, 2004 | Issued |
Array
(
[id] => 6913926
[patent_doc_number] => 20050177684
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-11
[patent_title] => 'Storage subsystem and storage subsystem control method'
[patent_app_type] => utility
[patent_app_number] => 10/822725
[patent_app_country] => US
[patent_app_date] => 2004-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 10493
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0177/20050177684.pdf
[firstpage_image] =>[orig_patent_app_number] => 10822725
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/822725 | Storage subsystem and storage subsystem control method | Apr 12, 2004 | Issued |
Array
(
[id] => 7277443
[patent_doc_number] => 20040236894
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-11-25
[patent_title] => 'Memory system having a multiplexed high-speed channel'
[patent_app_type] => new
[patent_app_number] => 10/823499
[patent_app_country] => US
[patent_app_date] => 2004-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 7514
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0236/20040236894.pdf
[firstpage_image] =>[orig_patent_app_number] => 10823499
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/823499 | Memory system having a multiplexed high-speed channel | Apr 11, 2004 | Issued |
Array
(
[id] => 637513
[patent_doc_number] => 07130981
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-10-31
[patent_title] => 'Signature driven cache extension for stream based scanning'
[patent_app_type] => utility
[patent_app_number] => 10/819494
[patent_app_country] => US
[patent_app_date] => 2004-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3443
[patent_no_of_claims] => 43
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/130/07130981.pdf
[firstpage_image] =>[orig_patent_app_number] => 10819494
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/819494 | Signature driven cache extension for stream based scanning | Apr 5, 2004 | Issued |
Array
(
[id] => 894545
[patent_doc_number] => 07350046
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-03-25
[patent_title] => 'Managed reliability storage system and method monitoring storage conditions'
[patent_app_type] => utility
[patent_app_number] => 10/817617
[patent_app_country] => US
[patent_app_date] => 2004-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5103
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/350/07350046.pdf
[firstpage_image] =>[orig_patent_app_number] => 10817617
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/817617 | Managed reliability storage system and method monitoring storage conditions | Apr 1, 2004 | Issued |
Array
(
[id] => 7352593
[patent_doc_number] => 20040193788
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-30
[patent_title] => 'Apparatus and method for pipelined memory operations'
[patent_app_type] => new
[patent_app_number] => 10/817781
[patent_app_country] => US
[patent_app_date] => 2004-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 38
[patent_no_of_words] => 13293
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0193/20040193788.pdf
[firstpage_image] =>[orig_patent_app_number] => 10817781
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/817781 | Apparatus and method for pipelined memory operations | Apr 1, 2004 | Issued |
Array
(
[id] => 451044
[patent_doc_number] => 07254667
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-08-07
[patent_title] => 'Data transfer between an external data source and a memory associated with a data processor'
[patent_app_type] => utility
[patent_app_number] => 10/815982
[patent_app_country] => US
[patent_app_date] => 2004-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5612
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/254/07254667.pdf
[firstpage_image] =>[orig_patent_app_number] => 10815982
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/815982 | Data transfer between an external data source and a memory associated with a data processor | Apr 1, 2004 | Issued |
Array
(
[id] => 469235
[patent_doc_number] => 07240144
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-07-03
[patent_title] => 'Arbitration of data transfer requests'
[patent_app_type] => utility
[patent_app_number] => 10/815961
[patent_app_country] => US
[patent_app_date] => 2004-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 4407
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 290
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/240/07240144.pdf
[firstpage_image] =>[orig_patent_app_number] => 10815961
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/815961 | Arbitration of data transfer requests | Apr 1, 2004 | Issued |
Array
(
[id] => 7129047
[patent_doc_number] => 20050060484
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-17
[patent_title] => 'Control device'
[patent_app_type] => utility
[patent_app_number] => 10/815923
[patent_app_country] => US
[patent_app_date] => 2004-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6687
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0060/20050060484.pdf
[firstpage_image] =>[orig_patent_app_number] => 10815923
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/815923 | Control device including connecting device for rewriting memory region | Apr 1, 2004 | Issued |
Array
(
[id] => 421318
[patent_doc_number] => 07278005
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-10-02
[patent_title] => 'Cooperative memory management'
[patent_app_type] => utility
[patent_app_number] => 10/816471
[patent_app_country] => US
[patent_app_date] => 2004-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4522
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/278/07278005.pdf
[firstpage_image] =>[orig_patent_app_number] => 10816471
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/816471 | Cooperative memory management | Mar 31, 2004 | Issued |
Array
(
[id] => 7121465
[patent_doc_number] => 20050013294
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-20
[patent_title] => 'Multi-node computer system with active devices employing promise arrays for outstanding transactions'
[patent_app_type] => utility
[patent_app_number] => 10/814089
[patent_app_country] => US
[patent_app_date] => 2004-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 44
[patent_figures_cnt] => 44
[patent_no_of_words] => 47610
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0013/20050013294.pdf
[firstpage_image] =>[orig_patent_app_number] => 10814089
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/814089 | Multi-node computer system with active devices employing promise arrays for outstanding transactions | Mar 30, 2004 | Abandoned |
Array
(
[id] => 7021500
[patent_doc_number] => 20050223172
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-10-06
[patent_title] => 'Instruction-word addressable L0 instruction cache'
[patent_app_type] => utility
[patent_app_number] => 10/816144
[patent_app_country] => US
[patent_app_date] => 2004-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6451
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0223/20050223172.pdf
[firstpage_image] =>[orig_patent_app_number] => 10816144
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/816144 | Instruction-word addressable L0 instruction cache | Mar 30, 2004 | Abandoned |
Array
(
[id] => 908364
[patent_doc_number] => 07337273
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-02-26
[patent_title] => 'Strategies for reading information from a mass storage medium using a cache memory'
[patent_app_type] => utility
[patent_app_number] => 10/817308
[patent_app_country] => US
[patent_app_date] => 2004-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 10333
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 261
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/337/07337273.pdf
[firstpage_image] =>[orig_patent_app_number] => 10817308
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/817308 | Strategies for reading information from a mass storage medium using a cache memory | Mar 30, 2004 | Issued |
Array
(
[id] => 366530
[patent_doc_number] => 07484045
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-01-27
[patent_title] => 'Store performance in strongly-ordered microprocessor architecture'
[patent_app_type] => utility
[patent_app_number] => 10/813942
[patent_app_country] => US
[patent_app_date] => 2004-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2406
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/484/07484045.pdf
[firstpage_image] =>[orig_patent_app_number] => 10813942
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/813942 | Store performance in strongly-ordered microprocessor architecture | Mar 29, 2004 | Issued |
Array
(
[id] => 434923
[patent_doc_number] => 07266654
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-09-04
[patent_title] => 'Storage system, server apparatus, and method for creating a plurality of snapshots'
[patent_app_type] => utility
[patent_app_number] => 10/808921
[patent_app_country] => US
[patent_app_date] => 2004-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 11820
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 269
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/266/07266654.pdf
[firstpage_image] =>[orig_patent_app_number] => 10808921
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/808921 | Storage system, server apparatus, and method for creating a plurality of snapshots | Mar 23, 2004 | Issued |
Array
(
[id] => 536102
[patent_doc_number] => 07191293
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-03-13
[patent_title] => 'Recovering pending trace data within a data processing system'
[patent_app_type] => utility
[patent_app_number] => 10/801137
[patent_app_country] => US
[patent_app_date] => 2004-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3591
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/191/07191293.pdf
[firstpage_image] =>[orig_patent_app_number] => 10801137
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/801137 | Recovering pending trace data within a data processing system | Mar 15, 2004 | Issued |
Array
(
[id] => 7085003
[patent_doc_number] => 20050050383
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-03
[patent_title] => 'Method of managing raid level bad blocks in a networked storage system'
[patent_app_type] => utility
[patent_app_number] => 10/793883
[patent_app_country] => US
[patent_app_date] => 2004-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4173
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0050/20050050383.pdf
[firstpage_image] =>[orig_patent_app_number] => 10793883
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/793883 | Method of managing raid level bad blocks in a networked storage system | Mar 7, 2004 | Issued |
Array
(
[id] => 7418194
[patent_doc_number] => 20040177227
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-09
[patent_title] => 'Microcomputer application system, microcomputer, signal processing system and signal processing LSI'
[patent_app_type] => new
[patent_app_number] => 10/793794
[patent_app_country] => US
[patent_app_date] => 2004-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 5214
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0177/20040177227.pdf
[firstpage_image] =>[orig_patent_app_number] => 10793794
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/793794 | Microcomputer application system, microcomputer, signal processing system and signal processing LSI | Mar 7, 2004 | Issued |
Array
(
[id] => 6946614
[patent_doc_number] => 20050198447
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-09-08
[patent_title] => 'Exclusive access for logical blocks'
[patent_app_type] => utility
[patent_app_number] => 10/794619
[patent_app_country] => US
[patent_app_date] => 2004-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4639
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0198/20050198447.pdf
[firstpage_image] =>[orig_patent_app_number] => 10794619
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/794619 | Exclusive access for logical blocks | Mar 4, 2004 | Issued |
Array
(
[id] => 6913943
[patent_doc_number] => 20050177701
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-11
[patent_title] => 'Address coversion technique in a context switching environment'
[patent_app_type] => utility
[patent_app_number] => 10/773847
[patent_app_country] => US
[patent_app_date] => 2004-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2115
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0177/20050177701.pdf
[firstpage_image] =>[orig_patent_app_number] => 10773847
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/773847 | Address conversion technique in a context switching environment | Feb 4, 2004 | Issued |