| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 3021097
[patent_doc_number] => 05355460
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-10-11
[patent_title] => 'In-memory preprocessor for compounding a sequence of instructions for parallel computer system execution'
[patent_app_type] => 1
[patent_app_number] => 8/098240
[patent_app_country] => US
[patent_app_date] => 1993-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 10675
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/355/05355460.pdf
[firstpage_image] =>[orig_patent_app_number] => 098240
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/098240 | In-memory preprocessor for compounding a sequence of instructions for parallel computer system execution | Jul 28, 1993 | Issued |
Array
(
[id] => 3841173
[patent_doc_number] => 05784552
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-07-21
[patent_title] => 'Debugging a computer program by simulating execution forwards and backwards in a main history log and alternative history logs'
[patent_app_type] => 1
[patent_app_number] => 8/098501
[patent_app_country] => US
[patent_app_date] => 1993-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 32
[patent_no_of_words] => 16652
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 294
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/784/05784552.pdf
[firstpage_image] =>[orig_patent_app_number] => 098501
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/098501 | Debugging a computer program by simulating execution forwards and backwards in a main history log and alternative history logs | Jul 27, 1993 | Issued |
Array
(
[id] => 3110711
[patent_doc_number] => 05299321
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-03-29
[patent_title] => 'Parallel processing device to operate with parallel execute instructions'
[patent_app_type] => 1
[patent_app_number] => 8/097325
[patent_app_country] => US
[patent_app_date] => 1993-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5855
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 311
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/299/05299321.pdf
[firstpage_image] =>[orig_patent_app_number] => 097325
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/097325 | Parallel processing device to operate with parallel execute instructions | Jul 25, 1993 | Issued |
Array
(
[id] => 3460419
[patent_doc_number] => 05386543
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-01-31
[patent_title] => 'Matrix display device with light sensing function and time-shared amplifier'
[patent_app_type] => 1
[patent_app_number] => 8/096632
[patent_app_country] => US
[patent_app_date] => 1993-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 4494
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 246
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/386/05386543.pdf
[firstpage_image] =>[orig_patent_app_number] => 096632
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/096632 | Matrix display device with light sensing function and time-shared amplifier | Jul 20, 1993 | Issued |
Array
(
[id] => 3016673
[patent_doc_number] => 05375226
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-12-20
[patent_title] => 'Portable type data entry terminal having a keyboard input device and a graphic input device'
[patent_app_type] => 1
[patent_app_number] => 8/093988
[patent_app_country] => US
[patent_app_date] => 1993-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 8602
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/375/05375226.pdf
[firstpage_image] =>[orig_patent_app_number] => 093988
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/093988 | Portable type data entry terminal having a keyboard input device and a graphic input device | Jul 19, 1993 | Issued |
Array
(
[id] => 3129918
[patent_doc_number] => 05410726
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-04-25
[patent_title] => 'Upgrading the microprocessor of a computer system without removal by placing a second microprocessor in an upgrade socket'
[patent_app_type] => 1
[patent_app_number] => 8/092764
[patent_app_country] => US
[patent_app_date] => 1993-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3399
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/410/05410726.pdf
[firstpage_image] =>[orig_patent_app_number] => 092764
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/092764 | Upgrading the microprocessor of a computer system without removal by placing a second microprocessor in an upgrade socket | Jul 15, 1993 | Issued |
Array
(
[id] => 3107211
[patent_doc_number] => 05313613
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-05-17
[patent_title] => 'Execution of storage-immediate and storage-storage instructions within cache buffer storage'
[patent_app_type] => 1
[patent_app_number] => 8/092374
[patent_app_country] => US
[patent_app_date] => 1993-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5906
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/313/05313613.pdf
[firstpage_image] =>[orig_patent_app_number] => 092374
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/092374 | Execution of storage-immediate and storage-storage instructions within cache buffer storage | Jul 14, 1993 | Issued |
| 08/092287 | CONSOLE UNIT FOR ALLOWING CENTRAL MONITORING OF A CLUSTER OF DIGITAL DATA PROCESSING SYSTEMS | Jul 14, 1993 | Pending |
Array
(
[id] => 3461004
[patent_doc_number] => 05386583
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-01-31
[patent_title] => 'High performance sort hardware accelerator in a data processing system including a plurality of comparator modules'
[patent_app_type] => 1
[patent_app_number] => 8/087438
[patent_app_country] => US
[patent_app_date] => 1993-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 5479
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/386/05386583.pdf
[firstpage_image] =>[orig_patent_app_number] => 087438
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/087438 | High performance sort hardware accelerator in a data processing system including a plurality of comparator modules | Jul 5, 1993 | Issued |
| 08/085621 | METHOD AND SYSTEM FOR SIMULATING THE EXECUTION OF A COMPUTER PROGRAM | Jun 29, 1993 | Pending |
| 08/083272 | INFORMATION PROCESSING SYSTEM | Jun 28, 1993 | Pending |
Array
(
[id] => 3547136
[patent_doc_number] => 05557726
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-09-17
[patent_title] => 'Method and apparatus for a remote groupware operating system'
[patent_app_type] => 1
[patent_app_number] => 8/084568
[patent_app_country] => US
[patent_app_date] => 1993-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 21
[patent_no_of_words] => 7892
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/557/05557726.pdf
[firstpage_image] =>[orig_patent_app_number] => 084568
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/084568 | Method and apparatus for a remote groupware operating system | Jun 28, 1993 | Issued |
| 08/086431 | APPARATUS FOR DETERMINING THE TOPOLOGY OF AN ATM NETWORK OR THE LIKE VIA COMMUNICATION OF TOPOLOGY INFORMATION BETWEEN A CENTRAL MANAGER AND SWITCHES IN THE NETWORK OVER A VIRTUAL SERVICE PATH | Jun 28, 1993 | Pending |
Array
(
[id] => 3107923
[patent_doc_number] => 05313650
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-05-17
[patent_title] => 'System for performing writes to non-volatile memory elements in a minimal time'
[patent_app_type] => 1
[patent_app_number] => 8/074936
[patent_app_country] => US
[patent_app_date] => 1993-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 4528
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 360
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/313/05313650.pdf
[firstpage_image] =>[orig_patent_app_number] => 074936
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/074936 | System for performing writes to non-volatile memory elements in a minimal time | Jun 9, 1993 | Issued |
Array
(
[id] => 3783787
[patent_doc_number] => 05734809
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-03-31
[patent_title] => 'Controller for a photocopier providing the ability to transfer data to a replacement controller through communication channels used to control sections of the photocopier'
[patent_app_type] => 1
[patent_app_number] => 8/068303
[patent_app_country] => US
[patent_app_date] => 1993-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 2196
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/734/05734809.pdf
[firstpage_image] =>[orig_patent_app_number] => 068303
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/068303 | Controller for a photocopier providing the ability to transfer data to a replacement controller through communication channels used to control sections of the photocopier | May 27, 1993 | Issued |
Array
(
[id] => 3460861
[patent_doc_number] => 05386573
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-01-31
[patent_title] => 'Single chip microcomputer with interrupt processing capability during hold states'
[patent_app_type] => 1
[patent_app_number] => 8/064573
[patent_app_country] => US
[patent_app_date] => 1993-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7579
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/386/05386573.pdf
[firstpage_image] =>[orig_patent_app_number] => 064573
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/064573 | Single chip microcomputer with interrupt processing capability during hold states | May 19, 1993 | Issued |
Array
(
[id] => 3035111
[patent_doc_number] => 05327537
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-07-05
[patent_title] => 'Apparatus for controlling instruction execution in a pipelined processor'
[patent_app_type] => 1
[patent_app_number] => 8/063354
[patent_app_country] => US
[patent_app_date] => 1993-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 28
[patent_no_of_words] => 21365
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/327/05327537.pdf
[firstpage_image] =>[orig_patent_app_number] => 063354
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/063354 | Apparatus for controlling instruction execution in a pipelined processor | May 17, 1993 | Issued |
Array
(
[id] => 3108398
[patent_doc_number] => 05293489
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1994-03-08
[patent_title] => 'Circuit arrangement capable of centralizing control of a switching network'
[patent_app_type] => 1
[patent_app_number] => 8/060719
[patent_app_country] => US
[patent_app_date] => 1993-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 58
[patent_no_of_words] => 24419
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/293/05293489.pdf
[firstpage_image] =>[orig_patent_app_number] => 060719
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/060719 | Circuit arrangement capable of centralizing control of a switching network | May 12, 1993 | Issued |
Array
(
[id] => 3467379
[patent_doc_number] => 05452466
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1995-09-19
[patent_title] => 'Method and apparatus for preforming DCT and IDCT transforms on data signals with a preprocessor, a post-processor, and a controllable shuffle-exchange unit connected between the pre-processor and post-processor'
[patent_app_type] => 1
[patent_app_number] => 8/060228
[patent_app_country] => US
[patent_app_date] => 1993-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 19
[patent_no_of_words] => 8580
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/452/05452466.pdf
[firstpage_image] =>[orig_patent_app_number] => 060228
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/060228 | Method and apparatus for preforming DCT and IDCT transforms on data signals with a preprocessor, a post-processor, and a controllable shuffle-exchange unit connected between the pre-processor and post-processor | May 10, 1993 | Issued |
| 08/060152 | COMPUTER SYSTEM FOR SYNCHRONIZING THE TIMING OF AUDIO INFORMATION WITH MULTIMEDIA PRESENTATIONS | May 9, 1993 | Pending |