Arezoo Sherkat

Array ( [id] => 8387484 [patent_doc_number] => 08264887 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-09-11 [patent_title] => 'Nonvolatile memory device and method of programming the same' [patent_app_type] => utility [patent_app_number] => 12/770021 [patent_app_country] => US [patent_app_date] => 2010-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4265 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12770021 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8739745 [patent_doc_number] => 08411525 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-04-02 [patent_title] => 'Memory circuits having a diode-connected transistor with back-biased control' [patent_app_type] => utility [patent_app_number] => 12/769973 [patent_app_country] => US [patent_app_date] => 2010-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3186 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12769973 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7498165 [patent_doc_number] => 20110261605 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-10-27 [patent_title] => 'Graphene-based switching elements using a diamond-shaped nano-patch and interconnecting nano-ribbons' [patent_app_type] => utility [patent_app_number] => 12/799619 [patent_app_country] => US [patent_app_date] => 2010-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 7363 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0261/20110261605.pdf [firstpage_image] =>[orig_patent_app_number] => 12799619 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9101120 [patent_doc_number] => 08565009 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-10-22 [patent_title] => 'Access to multi-port devices' [patent_app_type] => utility [patent_app_number] => 12/767935 [patent_app_country] => US [patent_app_date] => 2010-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 5168 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12767935 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4630590 [patent_doc_number] => 08009495 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-08-30 [patent_title] => 'Memories with front end precharge' [patent_app_type] => utility [patent_app_number] => 12/767517 [patent_app_country] => US [patent_app_date] => 2010-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 32 [patent_no_of_words] => 8923 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/009/08009495.pdf [firstpage_image] =>[orig_patent_app_number] => 12767517 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4452928 [patent_doc_number] => 07965560 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-06-21 [patent_title] => 'Non-volatile memory with power-saving multi-pass sensing' [patent_app_type] => utility [patent_app_number] => 12/763365 [patent_app_country] => US [patent_app_date] => 2010-04-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 36 [patent_no_of_words] => 15587 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 25 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/965/07965560.pdf [firstpage_image] =>[orig_patent_app_number] => 12763365 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7506125 [patent_doc_number] => 20110253703 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-10-20 [patent_title] => 'CONTROL SYSTEM AND METHOD FOR HIGH DENSITY UNIVERSAL HOLDING CABINET' [patent_app_type] => utility [patent_app_number] => 12/761919 [patent_app_country] => US [patent_app_date] => 2010-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5845 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0253/20110253703.pdf [firstpage_image] =>[orig_patent_app_number] => 12761919 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7508767 [patent_doc_number] => 20110255361 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-10-20 [patent_title] => 'MULTI-PORT MEMORY HAVING A VARIABLE NUMBER OF USED WRITE PORTS' [patent_app_type] => utility [patent_app_number] => 12/760039 [patent_app_country] => US [patent_app_date] => 2010-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 9020 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0255/20110255361.pdf [firstpage_image] =>[orig_patent_app_number] => 12760039 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8147931 [patent_doc_number] => 08164943 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-04-24 [patent_title] => 'Soft error robust storage SRAM cells and flip-flops' [patent_app_type] => utility [patent_app_number] => 12/749857 [patent_app_country] => US [patent_app_date] => 2010-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 22 [patent_no_of_words] => 4472 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/164/08164943.pdf [firstpage_image] =>[orig_patent_app_number] => 12749857 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6331661 [patent_doc_number] => 20100246269 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-30 [patent_title] => 'NONVOLATILE MEMORY AND METHODS FOR MANUFACTURING THE SAME WITH MOLECULE-ENGINEERED TUNNELING BARRIERS' [patent_app_type] => utility [patent_app_number] => 12/748253 [patent_app_country] => US [patent_app_date] => 2010-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4901 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0246/20100246269.pdf [firstpage_image] =>[orig_patent_app_number] => 12748253 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6337394 [patent_doc_number] => 20100328996 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-30 [patent_title] => 'PHASE CHANGE MEMORY HAVING ONE OR MORE NON-CONSTANT DOPING PROFILES' [patent_app_type] => utility [patent_app_number] => 12/729837 [patent_app_country] => US [patent_app_date] => 2010-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 8332 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0328/20100328996.pdf [firstpage_image] =>[orig_patent_app_number] => 12729837 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6285151 [patent_doc_number] => 20100237059 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-23 [patent_title] => 'RESISTIVE HEATING ELEMENT FOR ELECTRICAL HEATING' [patent_app_type] => utility [patent_app_number] => 12/726688 [patent_app_country] => US [patent_app_date] => 2010-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4466 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0237/20100237059.pdf [firstpage_image] =>[orig_patent_app_number] => 12726688 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7528762 [patent_doc_number] => 08045365 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-10-25 [patent_title] => 'Apparatus and method for self-refreshing dynamic random access memory cells' [patent_app_type] => utility [patent_app_number] => 12/715641 [patent_app_country] => US [patent_app_date] => 2010-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 10799 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/045/08045365.pdf [firstpage_image] =>[orig_patent_app_number] => 12715641 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6410714 [patent_doc_number] => 20100306150 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-02 [patent_title] => 'CIRCUITS FOR SOFT LOGICAL FUNCTIONS' [patent_app_type] => utility [patent_app_number] => 12/716150 [patent_app_country] => US [patent_app_date] => 2010-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7496 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0306/20100306150.pdf [firstpage_image] =>[orig_patent_app_number] => 12716150 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6421136 [patent_doc_number] => 20100142256 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-10 [patent_title] => 'METHOD OF PROGRAMMING A NONVOLATILE MEMORY CELL BY REVERSE BIASING A DIODE STEERING ELEMENT TO SET A STORAGE ELEMENT' [patent_app_type] => utility [patent_app_number] => 12/703289 [patent_app_country] => US [patent_app_date] => 2010-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 15234 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0142/20100142256.pdf [firstpage_image] =>[orig_patent_app_number] => 12703289 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6421146 [patent_doc_number] => 20100142257 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-10 [patent_title] => 'SEMICONDUCTOR STORAGE DEVICE' [patent_app_type] => utility [patent_app_number] => 12/702719 [patent_app_country] => US [patent_app_date] => 2010-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 47 [patent_figures_cnt] => 47 [patent_no_of_words] => 14537 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0142/20100142257.pdf [firstpage_image] =>[orig_patent_app_number] => 12702719 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6133120 [patent_doc_number] => 20110007576 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-01-13 [patent_title] => 'SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY SEMICONDUCTOR DEVICE FOR CONTROLLING OUTPUT DATA' [patent_app_type] => utility [patent_app_number] => 12/702809 [patent_app_country] => US [patent_app_date] => 2010-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6597 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0007/20110007576.pdf [firstpage_image] =>[orig_patent_app_number] => 12702809 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6445112 [patent_doc_number] => 20100188922 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-29 [patent_title] => 'SEMICONDUCTOR STORAGE DEVICE AND ELECTRIC APPARATUS' [patent_app_type] => utility [patent_app_number] => 12/695641 [patent_app_country] => US [patent_app_date] => 2010-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 14700 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0188/20100188922.pdf [firstpage_image] =>[orig_patent_app_number] => 12695641 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6470112 [patent_doc_number] => 20100091553 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-15 [patent_title] => 'SEMICONDUCTOR DEVICE HAVING RESISTANCE BASED MEMORY ARRAY AND METHOD OF OPERATION ASSOCIATED THEREWITH' [patent_app_type] => utility [patent_app_number] => 12/646345 [patent_app_country] => US [patent_app_date] => 2009-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 10027 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0091/20100091553.pdf [firstpage_image] =>[orig_patent_app_number] => 12646345 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6577987 [patent_doc_number] => 20100061172 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-03-11 [patent_title] => 'TEMPERATURE DETECTOR IN AN INTEGRATED CIRCUIT' [patent_app_type] => utility [patent_app_number] => 12/619157 [patent_app_country] => US [patent_app_date] => 2009-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2286 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0061/20100061172.pdf [firstpage_image] =>[orig_patent_app_number] => 12619157 [rel_patent_id] =>[rel_patent_doc_number] =>)