
Arezoo Sherkat
Examiner (ID: 12013)
| Most Active Art Unit | 2434 |
| Art Unit(s) | 2494, IPBS, 2431, 2131, 2434 |
| Total Applications | 370 |
| Issued Applications | 274 |
| Pending Applications | 15 |
| Abandoned Applications | 81 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4858085
[patent_doc_number] => 20080266935
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-10-30
[patent_title] => 'DRAM STORAGE CAPACITOR WITHOUT A FIXED VOLTAGE REFERENCE'
[patent_app_type] => utility
[patent_app_number] => 11/845349
[patent_app_country] => US
[patent_app_date] => 2007-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6334
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0266/20080266935.pdf
[firstpage_image] =>[orig_patent_app_number] => 11845349
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/845349 | DRAM STORAGE CAPACITOR WITHOUT A FIXED VOLTAGE REFERENCE | Aug 26, 2007 | Abandoned |
Array
(
[id] => 5027319
[patent_doc_number] => 20070268765
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-22
[patent_title] => 'Integrated Circuit Memory Device Having Dynamic Memory Bank Count and Page Size'
[patent_app_type] => utility
[patent_app_number] => 11/834915
[patent_app_country] => US
[patent_app_date] => 2007-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6202
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0268/20070268765.pdf
[firstpage_image] =>[orig_patent_app_number] => 11834915
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/834915 | Integrated circuit memory device having dynamic memory bank count and page size | Aug 6, 2007 | Issued |
Array
(
[id] => 105295
[patent_doc_number] => 07724593
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-05-25
[patent_title] => 'Memories with front end precharge'
[patent_app_type] => utility
[patent_app_number] => 11/771853
[patent_app_country] => US
[patent_app_date] => 2007-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 32
[patent_no_of_words] => 8908
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 311
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/724/07724593.pdf
[firstpage_image] =>[orig_patent_app_number] => 11771853
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/771853 | Memories with front end precharge | Jun 28, 2007 | Issued |
Array
(
[id] => 5347675
[patent_doc_number] => 20090003036
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-01
[patent_title] => 'Method of making 3D R/W cell with reduced reverse leakage'
[patent_app_type] => utility
[patent_app_number] => 11/819895
[patent_app_country] => US
[patent_app_date] => 2007-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7271
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0003/20090003036.pdf
[firstpage_image] =>[orig_patent_app_number] => 11819895
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/819895 | Method of making 3D R/W cell with reduced reverse leakage | Jun 28, 2007 | Issued |
Array
(
[id] => 4577311
[patent_doc_number] => 07848163
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-12-07
[patent_title] => 'Semiconductor memory device and method for driving the same'
[patent_app_type] => utility
[patent_app_number] => 11/824359
[patent_app_country] => US
[patent_app_date] => 2007-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3845
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/848/07848163.pdf
[firstpage_image] =>[orig_patent_app_number] => 11824359
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/824359 | Semiconductor memory device and method for driving the same | Jun 28, 2007 | Issued |
Array
(
[id] => 5347667
[patent_doc_number] => 20090003028
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-01
[patent_title] => 'Carbon nanotube fuse element'
[patent_app_type] => utility
[patent_app_number] => 11/824321
[patent_app_country] => US
[patent_app_date] => 2007-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2432
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0003/20090003028.pdf
[firstpage_image] =>[orig_patent_app_number] => 11824321
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/824321 | Carbon nanotube fuse element | Jun 28, 2007 | Issued |
Array
(
[id] => 4930476
[patent_doc_number] => 20080001251
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-03
[patent_title] => 'STRUCTURE FOR DIFFERENTIAL EFUSE SENSING WITHOUT REFERENCE FUSES'
[patent_app_type] => utility
[patent_app_number] => 11/769925
[patent_app_country] => US
[patent_app_date] => 2007-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4553
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0001/20080001251.pdf
[firstpage_image] =>[orig_patent_app_number] => 11769925
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/769925 | Structure for differential eFUSE sensing without reference fuses | Jun 27, 2007 | Issued |
Array
(
[id] => 5197396
[patent_doc_number] => 20070296714
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-12-27
[patent_title] => 'Display apparatus and control method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/802653
[patent_app_country] => US
[patent_app_date] => 2007-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5543
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0296/20070296714.pdf
[firstpage_image] =>[orig_patent_app_number] => 11802653
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/802653 | Display apparatus and control method thereof | May 23, 2007 | Abandoned |
Array
(
[id] => 4480862
[patent_doc_number] => 07869277
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-01-11
[patent_title] => 'Managing data writing to memories'
[patent_app_type] => utility
[patent_app_number] => 11/739827
[patent_app_country] => US
[patent_app_date] => 2007-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7071
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/869/07869277.pdf
[firstpage_image] =>[orig_patent_app_number] => 11739827
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/739827 | Managing data writing to memories | Apr 24, 2007 | Issued |
Array
(
[id] => 4862016
[patent_doc_number] => 20080270683
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-10-30
[patent_title] => 'SYSTEMS AND METHODS FOR A DRAM CONCURRENT REFRESH ENGINE WITH PROCESSOR INTERFACE'
[patent_app_type] => utility
[patent_app_number] => 11/739899
[patent_app_country] => US
[patent_app_date] => 2007-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5216
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0270/20080270683.pdf
[firstpage_image] =>[orig_patent_app_number] => 11739899
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/739899 | SYSTEMS AND METHODS FOR A DRAM CONCURRENT REFRESH ENGINE WITH PROCESSOR INTERFACE | Apr 24, 2007 | Abandoned |
Array
(
[id] => 5164396
[patent_doc_number] => 20070285980
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-12-13
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 11/737373
[patent_app_country] => US
[patent_app_date] => 2007-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 8659
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0285/20070285980.pdf
[firstpage_image] =>[orig_patent_app_number] => 11737373
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/737373 | Semiconductor memory device | Apr 18, 2007 | Issued |
Array
(
[id] => 4571210
[patent_doc_number] => 07839686
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-11-23
[patent_title] => 'Semiconductor memory device capable of executing high-speed read'
[patent_app_type] => utility
[patent_app_number] => 11/737413
[patent_app_country] => US
[patent_app_date] => 2007-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 23
[patent_no_of_words] => 10164
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/839/07839686.pdf
[firstpage_image] =>[orig_patent_app_number] => 11737413
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/737413 | Semiconductor memory device capable of executing high-speed read | Apr 18, 2007 | Issued |
Array
(
[id] => 4584667
[patent_doc_number] => 07826284
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-11-02
[patent_title] => 'Sense amplifier circuit and method for semiconductor memories with reduced current consumption'
[patent_app_type] => utility
[patent_app_number] => 11/726993
[patent_app_country] => US
[patent_app_date] => 2007-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 8854
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/826/07826284.pdf
[firstpage_image] =>[orig_patent_app_number] => 11726993
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/726993 | Sense amplifier circuit and method for semiconductor memories with reduced current consumption | Mar 22, 2007 | Issued |
Array
(
[id] => 596484
[patent_doc_number] => 07440303
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-10-21
[patent_title] => 'Semiconductor memory device'
[patent_app_type] => utility
[patent_app_number] => 11/724057
[patent_app_country] => US
[patent_app_date] => 2007-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4723
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/440/07440303.pdf
[firstpage_image] =>[orig_patent_app_number] => 11724057
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/724057 | Semiconductor memory device | Mar 13, 2007 | Issued |
Array
(
[id] => 286557
[patent_doc_number] => 07551487
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-06-23
[patent_title] => 'Nonvolatile memory device and related programming method'
[patent_app_type] => utility
[patent_app_number] => 11/716043
[patent_app_country] => US
[patent_app_date] => 2007-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 7379
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/551/07551487.pdf
[firstpage_image] =>[orig_patent_app_number] => 11716043
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/716043 | Nonvolatile memory device and related programming method | Mar 8, 2007 | Issued |
Array
(
[id] => 4976029
[patent_doc_number] => 20070217260
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-09-20
[patent_title] => 'Semiconductor memory device and its operation method'
[patent_app_type] => utility
[patent_app_number] => 11/715413
[patent_app_country] => US
[patent_app_date] => 2007-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 19941
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0217/20070217260.pdf
[firstpage_image] =>[orig_patent_app_number] => 11715413
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/715413 | Semiconductor memory device and its operation method | Mar 7, 2007 | Issued |
Array
(
[id] => 4438705
[patent_doc_number] => 07898847
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-03-01
[patent_title] => 'Method to prevent overreset'
[patent_app_type] => utility
[patent_app_number] => 11/715749
[patent_app_country] => US
[patent_app_date] => 2007-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 5893
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/898/07898847.pdf
[firstpage_image] =>[orig_patent_app_number] => 11715749
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/715749 | Method to prevent overreset | Mar 7, 2007 | Issued |
Array
(
[id] => 5257877
[patent_doc_number] => 20070211509
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-09-13
[patent_title] => 'Integrated semiconductor memory'
[patent_app_type] => utility
[patent_app_number] => 11/715839
[patent_app_country] => US
[patent_app_date] => 2007-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9159
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0211/20070211509.pdf
[firstpage_image] =>[orig_patent_app_number] => 11715839
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/715839 | Integrated semiconductor memory | Mar 7, 2007 | Issued |
Array
(
[id] => 5061634
[patent_doc_number] => 20070223273
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-09-27
[patent_title] => 'Nonvolatile semiconductor memory device including a cell string with dummy cells'
[patent_app_type] => utility
[patent_app_number] => 11/715365
[patent_app_country] => US
[patent_app_date] => 2007-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4759
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0223/20070223273.pdf
[firstpage_image] =>[orig_patent_app_number] => 11715365
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/715365 | Nonvolatile semiconductor memory device including a cell string with dummy cells | Mar 7, 2007 | Issued |
Array
(
[id] => 4801794
[patent_doc_number] => 20080013381
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-17
[patent_title] => 'Sense amplifier with reduced area occupation for semiconductor memories'
[patent_app_type] => utility
[patent_app_number] => 11/713067
[patent_app_country] => US
[patent_app_date] => 2007-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6330
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0013/20080013381.pdf
[firstpage_image] =>[orig_patent_app_number] => 11713067
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/713067 | Sense amplifier with reduced area occupation for semiconductor memories | Feb 27, 2007 | Issued |