Arezoo Sherkat

Array ( [id] => 5033241 [patent_doc_number] => 20070097780 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-03 [patent_title] => 'Performing read and write operations in the same cycle for an SRAM device' [patent_app_type] => utility [patent_app_number] => 11/404191 [patent_app_country] => US [patent_app_date] => 2006-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5626 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0097/20070097780.pdf [firstpage_image] =>[orig_patent_app_number] => 11404191 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7063 [patent_doc_number] => 07813213 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-10-12 [patent_title] => 'Pulsed arbitration system' [patent_app_type] => utility [patent_app_number] => 11/403647 [patent_app_country] => US [patent_app_date] => 2006-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2359 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/813/07813213.pdf [firstpage_image] =>[orig_patent_app_number] => 11403647 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 586012 [patent_doc_number] => 07460422 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-12-02 [patent_title] => 'Determining history state of data based on state of partially depleted silicon-on-insulator' [patent_app_type] => utility [patent_app_number] => 11/279507 [patent_app_country] => US [patent_app_date] => 2006-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5029 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/460/07460422.pdf [firstpage_image] =>[orig_patent_app_number] => 11279507 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5849844 [patent_doc_number] => 20060233035 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-19 [patent_title] => 'Semiconductor memory device and testing method thereof' [patent_app_type] => utility [patent_app_number] => 11/392583 [patent_app_country] => US [patent_app_date] => 2006-03-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5231 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0233/20060233035.pdf [firstpage_image] =>[orig_patent_app_number] => 11392583 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 248022 [patent_doc_number] => 07586779 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-09-08 [patent_title] => 'Controller apparatus for utilizing downgrade memory and method for operating the same' [patent_app_type] => utility [patent_app_number] => 11/392301 [patent_app_country] => US [patent_app_date] => 2006-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 15 [patent_no_of_words] => 5922 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/586/07586779.pdf [firstpage_image] =>[orig_patent_app_number] => 11392301 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5698757 [patent_doc_number] => 20060215441 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-09-28 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => utility [patent_app_number] => 11/386811 [patent_app_country] => US [patent_app_date] => 2006-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3696 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0215/20060215441.pdf [firstpage_image] =>[orig_patent_app_number] => 11386811 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 198833 [patent_doc_number] => 07639521 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-12-29 [patent_title] => 'Resistive memory cells and devices having asymmetrical contacts' [patent_app_type] => utility [patent_app_number] => 11/378945 [patent_app_country] => US [patent_app_date] => 2006-03-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 25 [patent_no_of_words] => 11056 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 17 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/639/07639521.pdf [firstpage_image] =>[orig_patent_app_number] => 11378945 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 367505 [patent_doc_number] => 07480190 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-01-20 [patent_title] => 'Known default data state EPROM' [patent_app_type] => utility [patent_app_number] => 11/359899 [patent_app_country] => US [patent_app_date] => 2006-02-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2683 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/480/07480190.pdf [firstpage_image] =>[orig_patent_app_number] => 11359899 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5067975 [patent_doc_number] => 20070189076 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-16 [patent_title] => 'Memory elements and methods of using the same' [patent_app_type] => utility [patent_app_number] => 11/353493 [patent_app_country] => US [patent_app_date] => 2006-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6634 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0189/20070189076.pdf [firstpage_image] =>[orig_patent_app_number] => 11353493 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5676590 [patent_doc_number] => 20060181945 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-17 [patent_title] => 'Memory' [patent_app_type] => utility [patent_app_number] => 11/353089 [patent_app_country] => US [patent_app_date] => 2006-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 11606 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0181/20060181945.pdf [firstpage_image] =>[orig_patent_app_number] => 11353089 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 233801 [patent_doc_number] => 07599234 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-10-06 [patent_title] => 'Semiconductor memory devices having signal delay controller and methods performed therein' [patent_app_type] => utility [patent_app_number] => 11/349995 [patent_app_country] => US [patent_app_date] => 2006-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5980 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/599/07599234.pdf [firstpage_image] =>[orig_patent_app_number] => 11349995 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5706686 [patent_doc_number] => 20060195734 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-31 [patent_title] => 'Semiconductor memory device and stress testing method thereof' [patent_app_type] => utility [patent_app_number] => 11/349091 [patent_app_country] => US [patent_app_date] => 2006-02-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5612 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0195/20060195734.pdf [firstpage_image] =>[orig_patent_app_number] => 11349091 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 94718 [patent_doc_number] => 07733738 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-06-08 [patent_title] => 'Semiconductor memory device and a data write and read method thereof' [patent_app_type] => utility [patent_app_number] => 11/348787 [patent_app_country] => US [patent_app_date] => 2006-02-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 5634 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/733/07733738.pdf [firstpage_image] =>[orig_patent_app_number] => 11348787 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5665879 [patent_doc_number] => 20060171229 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-03 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/333359 [patent_app_country] => US [patent_app_date] => 2006-01-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5599 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0171/20060171229.pdf [firstpage_image] =>[orig_patent_app_number] => 11333359 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 293398 [patent_doc_number] => 07545696 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-06-09 [patent_title] => 'Ferro-electric memory device' [patent_app_type] => utility [patent_app_number] => 11/320827 [patent_app_country] => US [patent_app_date] => 2005-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4546 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 218 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/545/07545696.pdf [firstpage_image] =>[orig_patent_app_number] => 11320827 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5675979 [patent_doc_number] => 20060181334 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-17 [patent_title] => 'High voltage generator for use in semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/320853 [patent_app_country] => US [patent_app_date] => 2005-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3647 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0181/20060181334.pdf [firstpage_image] =>[orig_patent_app_number] => 11320853 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5833454 [patent_doc_number] => 20060245284 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-02 [patent_title] => 'Semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/321877 [patent_app_country] => US [patent_app_date] => 2005-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 4963 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0245/20060245284.pdf [firstpage_image] =>[orig_patent_app_number] => 11321877 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5886307 [patent_doc_number] => 20060274582 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-07 [patent_title] => 'Flash memory device having reduced program time and related programming method' [patent_app_type] => utility [patent_app_number] => 11/320975 [patent_app_country] => US [patent_app_date] => 2005-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2805 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0274/20060274582.pdf [firstpage_image] =>[orig_patent_app_number] => 11320975 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 588291 [patent_doc_number] => 07457151 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-11-25 [patent_title] => 'Phase change random access memory (PRAM) device having variable drive voltages' [patent_app_type] => utility [patent_app_number] => 11/319601 [patent_app_country] => US [patent_app_date] => 2005-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 6242 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/457/07457151.pdf [firstpage_image] =>[orig_patent_app_number] => 11319601 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5105606 [patent_doc_number] => 20070064481 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-22 [patent_title] => 'Storage device' [patent_app_type] => utility [patent_app_number] => 11/319599 [patent_app_country] => US [patent_app_date] => 2005-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5092 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0064/20070064481.pdf [firstpage_image] =>[orig_patent_app_number] => 11319599 [rel_patent_id] =>[rel_patent_doc_number] =>)