Ario Etienne

Array ( [id] => 7634966 [patent_doc_number] => 06381700 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-30 [patent_title] => 'Remote network device for controlling the operation voltage of network devices' [patent_app_type] => B1 [patent_app_number] => 09/110323 [patent_app_country] => US [patent_app_date] => 1998-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4768 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 39 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/381/06381700.pdf [firstpage_image] =>[orig_patent_app_number] => 09110323 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4426708 [patent_doc_number] => 06178513 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-23 [patent_title] => 'Power control apparatus and method using digital switch in display unit' [patent_app_type] => 1 [patent_app_number] => 9/109902 [patent_app_country] => US [patent_app_date] => 1998-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3547 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/178/06178513.pdf [firstpage_image] =>[orig_patent_app_number] => 109902 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4206550 [patent_doc_number] => 06131135 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-10 [patent_title] => 'Arbitration method for a system with two USB host controllers' [patent_app_type] => 1 [patent_app_number] => 9/107706 [patent_app_country] => US [patent_app_date] => 1998-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2745 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/131/06131135.pdf [firstpage_image] =>[orig_patent_app_number] => 107706 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4021660 [patent_doc_number] => 05987550 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-16 [patent_title] => 'Lock mechanism for shared resources in a data processing system' [patent_app_type] => 1 [patent_app_number] => 9/107537 [patent_app_country] => US [patent_app_date] => 1998-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 8168 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/987/05987550.pdf [firstpage_image] =>[orig_patent_app_number] => 107537 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4178896 [patent_doc_number] => 06115774 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-05 [patent_title] => 'Connector device with electronic control switch for controlling multichannel circuit wiring' [patent_app_type] => 1 [patent_app_number] => 9/108083 [patent_app_country] => US [patent_app_date] => 1998-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 4042 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/115/06115774.pdf [firstpage_image] =>[orig_patent_app_number] => 108083 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4317774 [patent_doc_number] => 06182186 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-30 [patent_title] => 'Method and apparatus that utilizes lock states to lock resources' [patent_app_type] => 1 [patent_app_number] => 9/108064 [patent_app_country] => US [patent_app_date] => 1998-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 12158 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/182/06182186.pdf [firstpage_image] =>[orig_patent_app_number] => 108064 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4402025 [patent_doc_number] => 06279066 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-21 [patent_title] => 'System for negotiating access to a shared resource by arbitration logic in a shared resource negotiator' [patent_app_type] => 1 [patent_app_number] => 9/099778 [patent_app_country] => US [patent_app_date] => 1998-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3342 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 48 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/279/06279066.pdf [firstpage_image] =>[orig_patent_app_number] => 099778 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4155605 [patent_doc_number] => 06122692 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-19 [patent_title] => 'Method and system for eliminating adjacent address collisions on a pipelined response bus' [patent_app_type] => 1 [patent_app_number] => 9/100353 [patent_app_country] => US [patent_app_date] => 1998-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3693 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/122/06122692.pdf [firstpage_image] =>[orig_patent_app_number] => 100353 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4422228 [patent_doc_number] => 06272578 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-07 [patent_title] => 'Programmable controller' [patent_app_type] => 1 [patent_app_number] => 9/091507 [patent_app_country] => US [patent_app_date] => 1998-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 5471 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/272/06272578.pdf [firstpage_image] =>[orig_patent_app_number] => 091507 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4223640 [patent_doc_number] => 06078978 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-20 [patent_title] => 'Bus interface circuit in a semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 9/098729 [patent_app_country] => US [patent_app_date] => 1998-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3364 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/078/06078978.pdf [firstpage_image] =>[orig_patent_app_number] => 098729 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4237179 [patent_doc_number] => 06112274 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-29 [patent_title] => 'Method and apparatus for processing more than one interrupts without reinitializing the interrupt handler program' [patent_app_type] => 1 [patent_app_number] => 9/098993 [patent_app_country] => US [patent_app_date] => 1998-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 3097 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/112/06112274.pdf [firstpage_image] =>[orig_patent_app_number] => 098993 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4152288 [patent_doc_number] => 06148357 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-14 [patent_title] => 'Integrated CPU and memory controller utilizing a communication link having isochronous and asynchronous priority modes' [patent_app_type] => 1 [patent_app_number] => 9/099228 [patent_app_country] => US [patent_app_date] => 1998-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 18 [patent_no_of_words] => 10109 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/148/06148357.pdf [firstpage_image] =>[orig_patent_app_number] => 099228 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4426595 [patent_doc_number] => 06178474 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-23 [patent_title] => 'Media connect module for portable computer' [patent_app_type] => 1 [patent_app_number] => 9/093526 [patent_app_country] => US [patent_app_date] => 1998-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 20 [patent_no_of_words] => 4585 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/178/06178474.pdf [firstpage_image] =>[orig_patent_app_number] => 093526 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4215902 [patent_doc_number] => 06014750 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-01-11 [patent_title] => 'Techniques for distributing/supplying intra-computer DC power to external peripheral devices of a computer system' [patent_app_type] => 1 [patent_app_number] => 9/093034 [patent_app_country] => US [patent_app_date] => 1998-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 3176 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/014/06014750.pdf [firstpage_image] =>[orig_patent_app_number] => 093034 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4109799 [patent_doc_number] => 06134621 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-17 [patent_title] => 'Variable slot configuration for multi-speed bus' [patent_app_type] => 1 [patent_app_number] => 9/092153 [patent_app_country] => US [patent_app_date] => 1998-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2763 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/134/06134621.pdf [firstpage_image] =>[orig_patent_app_number] => 092153 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3970891 [patent_doc_number] => 05999998 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-07 [patent_title] => 'ISA adaptor card' [patent_app_type] => 1 [patent_app_number] => 9/089243 [patent_app_country] => US [patent_app_date] => 1998-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1371 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/999/05999998.pdf [firstpage_image] =>[orig_patent_app_number] => 089243 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1584970 [patent_doc_number] => 06449724 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-10 [patent_title] => 'Portable information processing apparatus with a suspend mode and method of controlling the same' [patent_app_type] => B1 [patent_app_number] => 09/088763 [patent_app_country] => US [patent_app_date] => 1998-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 3429 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/449/06449724.pdf [firstpage_image] =>[orig_patent_app_number] => 09088763 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4123712 [patent_doc_number] => 06101563 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-08 [patent_title] => 'Configuration access system' [patent_app_type] => 1 [patent_app_number] => 9/080031 [patent_app_country] => US [patent_app_date] => 1998-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3135 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/101/06101563.pdf [firstpage_image] =>[orig_patent_app_number] => 080031 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4259586 [patent_doc_number] => 06092140 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-18 [patent_title] => 'Low latency bridging between high speed bus networks' [patent_app_type] => 1 [patent_app_number] => 9/080060 [patent_app_country] => US [patent_app_date] => 1998-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3981 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 52 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/092/06092140.pdf [firstpage_image] =>[orig_patent_app_number] => 080060 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4317557 [patent_doc_number] => 06185647 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-06 [patent_title] => 'Dynamic bus control apparatus for optimized device connection' [patent_app_type] => 1 [patent_app_number] => 9/078442 [patent_app_country] => US [patent_app_date] => 1998-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5795 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/185/06185647.pdf [firstpage_image] =>[orig_patent_app_number] => 078442 [rel_patent_id] =>[rel_patent_doc_number] =>)