Ario Etienne

Array ( [id] => 4400043 [patent_doc_number] => 06304931 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-16 [patent_title] => 'Access limiting bus control system and method' [patent_app_type] => 1 [patent_app_number] => 9/182232 [patent_app_country] => US [patent_app_date] => 1998-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 6038 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/304/06304931.pdf [firstpage_image] =>[orig_patent_app_number] => 182232 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1490037 [patent_doc_number] => 06366964 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-02 [patent_title] => 'Method of and apparatus for dynamically enumerating objects representing devices within an IEEE 1394 serial bus networking' [patent_app_type] => B1 [patent_app_number] => 09/177665 [patent_app_country] => US [patent_app_date] => 1998-10-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6124 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/366/06366964.pdf [firstpage_image] =>[orig_patent_app_number] => 09177665 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4422258 [patent_doc_number] => 06173350 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-09 [patent_title] => 'System and method for writing data to a serial bus from a smart battery' [patent_app_type] => 1 [patent_app_number] => 9/174509 [patent_app_country] => US [patent_app_date] => 1998-10-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 14 [patent_no_of_words] => 8739 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/173/06173350.pdf [firstpage_image] =>[orig_patent_app_number] => 174509 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4101266 [patent_doc_number] => 06163845 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-19 [patent_title] => 'Apparatus and method for power management of embedded subsystems' [patent_app_type] => 1 [patent_app_number] => 9/165781 [patent_app_country] => US [patent_app_date] => 1998-10-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 1832 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/163/06163845.pdf [firstpage_image] =>[orig_patent_app_number] => 165781 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4299328 [patent_doc_number] => 06282660 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-28 [patent_title] => 'Extending dial up networking paradigm to cover network connections' [patent_app_type] => 1 [patent_app_number] => 9/164543 [patent_app_country] => US [patent_app_date] => 1998-10-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4096 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/282/06282660.pdf [firstpage_image] =>[orig_patent_app_number] => 164543 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4147312 [patent_doc_number] => 06128691 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-03 [patent_title] => 'Apparatus and method for transporting interrupts from secondary PCI busses to a compatibility PCI bus' [patent_app_type] => 1 [patent_app_number] => 9/164087 [patent_app_country] => US [patent_app_date] => 1998-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 3963 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/128/06128691.pdf [firstpage_image] =>[orig_patent_app_number] => 164087 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1540027 [patent_doc_number] => 06338110 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-08 [patent_title] => 'Partitioning of storage channels using programmable switches' [patent_app_type] => B1 [patent_app_number] => 09/162109 [patent_app_country] => US [patent_app_date] => 1998-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 4903 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/338/06338110.pdf [firstpage_image] =>[orig_patent_app_number] => 09162109 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4166978 [patent_doc_number] => 06065080 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-16 [patent_title] => 'Miniature circuit card with retractable cord assembly' [patent_app_type] => 1 [patent_app_number] => 9/156511 [patent_app_country] => US [patent_app_date] => 1998-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 34 [patent_no_of_words] => 10241 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/065/06065080.pdf [firstpage_image] =>[orig_patent_app_number] => 156511 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4317520 [patent_doc_number] => 06182172 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-30 [patent_title] => 'Reintialization circuit for a data communications interface' [patent_app_type] => 1 [patent_app_number] => 9/144156 [patent_app_country] => US [patent_app_date] => 1998-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 4680 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/182/06182172.pdf [firstpage_image] =>[orig_patent_app_number] => 144156 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4373932 [patent_doc_number] => 06175886 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-16 [patent_title] => 'Semiconductor integrated circuit with low-power bus structure and system for composing low-power bus structure' [patent_app_type] => 1 [patent_app_number] => 9/143544 [patent_app_country] => US [patent_app_date] => 1998-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 16 [patent_no_of_words] => 4706 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/175/06175886.pdf [firstpage_image] =>[orig_patent_app_number] => 143544 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4273384 [patent_doc_number] => 06209053 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-27 [patent_title] => 'Method and apparatus for operating an adaptive multiplexed address and data bus within a computer system' [patent_app_type] => 1 [patent_app_number] => 9/141970 [patent_app_country] => US [patent_app_date] => 1998-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6957 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/209/06209053.pdf [firstpage_image] =>[orig_patent_app_number] => 141970 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4388907 [patent_doc_number] => 06275948 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-14 [patent_title] => 'Processor powerdown operation using intermittent bursts of instruction clock' [patent_app_type] => 1 [patent_app_number] => 9/141511 [patent_app_country] => US [patent_app_date] => 1998-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2329 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/275/06275948.pdf [firstpage_image] =>[orig_patent_app_number] => 141511 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4423639 [patent_doc_number] => 06240483 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-29 [patent_title] => 'System for memory based interrupt queue in a memory of a multiprocessor system' [patent_app_type] => 1 [patent_app_number] => 9/140673 [patent_app_country] => US [patent_app_date] => 1998-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 3318 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/240/06240483.pdf [firstpage_image] =>[orig_patent_app_number] => 140673 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4422149 [patent_doc_number] => 06173341 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-09 [patent_title] => 'System and method for configuring adapters in a computer system' [patent_app_type] => 1 [patent_app_number] => 9/140040 [patent_app_country] => US [patent_app_date] => 1998-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5379 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/173/06173341.pdf [firstpage_image] =>[orig_patent_app_number] => 140040 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4422263 [patent_doc_number] => 06272582 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-07 [patent_title] => 'PCI-PCI bridge allowing controlling of a plurality of PCI agents including a VGA device' [patent_app_type] => 1 [patent_app_number] => 9/140317 [patent_app_country] => US [patent_app_date] => 1998-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 31 [patent_no_of_words] => 9611 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/272/06272582.pdf [firstpage_image] =>[orig_patent_app_number] => 140317 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4391454 [patent_doc_number] => 06289409 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-11 [patent_title] => 'Microcontroller with flexible interface to external devices' [patent_app_type] => 1 [patent_app_number] => 9/139686 [patent_app_country] => US [patent_app_date] => 1998-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 19 [patent_no_of_words] => 7590 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 354 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/289/06289409.pdf [firstpage_image] =>[orig_patent_app_number] => 139686 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4178648 [patent_doc_number] => 06115760 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-05 [patent_title] => 'Intelligent scaleable FIFO buffer circuit for interfacing between digital domains' [patent_app_type] => 1 [patent_app_number] => 9/138943 [patent_app_country] => US [patent_app_date] => 1998-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5889 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 199 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/115/06115760.pdf [firstpage_image] =>[orig_patent_app_number] => 138943 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4255570 [patent_doc_number] => 06119239 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-12 [patent_title] => 'Information processing system with power saving audio state' [patent_app_type] => 1 [patent_app_number] => 9/139014 [patent_app_country] => US [patent_app_date] => 1998-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6908 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/119/06119239.pdf [firstpage_image] =>[orig_patent_app_number] => 139014 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4365986 [patent_doc_number] => 06286068 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-04 [patent_title] => 'Queued arbitration mechanism for data processing system' [patent_app_type] => 1 [patent_app_number] => 9/138869 [patent_app_country] => US [patent_app_date] => 1998-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3266 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/286/06286068.pdf [firstpage_image] =>[orig_patent_app_number] => 138869 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4424412 [patent_doc_number] => 06266726 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-24 [patent_title] => 'Process control system using standard protocol control-of standard devices and non-standard devices' [patent_app_type] => 1 [patent_app_number] => 9/136153 [patent_app_country] => US [patent_app_date] => 1998-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 25 [patent_no_of_words] => 16436 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/266/06266726.pdf [firstpage_image] =>[orig_patent_app_number] => 136153 [rel_patent_id] =>[rel_patent_doc_number] =>)