
Arvind Talukdar
Examiner (ID: 7677, Phone: (571)270-3177 , Office: P/2132 )
| Most Active Art Unit | 2132 |
| Art Unit(s) | 2182, 2189, 2132 |
| Total Applications | 676 |
| Issued Applications | 519 |
| Pending Applications | 63 |
| Abandoned Applications | 112 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8837165
[patent_doc_number] => 08452934
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-05-28
[patent_title] => 'Controlled data access to non-volatile memory'
[patent_app_type] => utility
[patent_app_number] => 12/336445
[patent_app_country] => US
[patent_app_date] => 2008-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8453
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12336445
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/336445 | Controlled data access to non-volatile memory | Dec 15, 2008 | Issued |
Array
(
[id] => 9781242
[patent_doc_number] => 08856463
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-07
[patent_title] => 'System and method for high performance synchronous DRAM memory controller'
[patent_app_type] => utility
[patent_app_number] => 12/336125
[patent_app_country] => US
[patent_app_date] => 2008-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 8972
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12336125
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/336125 | System and method for high performance synchronous DRAM memory controller | Dec 15, 2008 | Issued |
Array
(
[id] => 6447860
[patent_doc_number] => 20100153616
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-17
[patent_title] => 'METHODS AND SYSTEMS TO ALLOCATE ADDRESSES IN A HIGH-ENDURANCE/LOW-ENDURANCE HYBRID FLASH MEMORY'
[patent_app_type] => utility
[patent_app_number] => 12/336217
[patent_app_country] => US
[patent_app_date] => 2008-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3728
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0153/20100153616.pdf
[firstpage_image] =>[orig_patent_app_number] => 12336217
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/336217 | Methods and systems to allocate addresses in a high-endurance/low-endurance hybrid flash memory | Dec 15, 2008 | Issued |
Array
(
[id] => 4961857
[patent_doc_number] => 20080276282
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-11-06
[patent_title] => 'METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR EFFICIENT STORAGE OF DATA'
[patent_app_type] => utility
[patent_app_number] => 12/172340
[patent_app_country] => US
[patent_app_date] => 2008-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6338
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0276/20080276282.pdf
[firstpage_image] =>[orig_patent_app_number] => 12172340
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/172340 | METHOD, SYSTEM AND COMPUTER PROGRAM PRODUCT FOR EFFICIENT STORAGE OF DATA | Jul 13, 2008 | Abandoned |
Array
(
[id] => 10021227
[patent_doc_number] => 09063714
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-06-23
[patent_title] => 'Detecting startup fault of SDRAM voltage regulator'
[patent_app_type] => utility
[patent_app_number] => 12/144062
[patent_app_country] => US
[patent_app_date] => 2008-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 1351
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12144062
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/144062 | Detecting startup fault of SDRAM voltage regulator | Jun 22, 2008 | Issued |
Array
(
[id] => 9289264
[patent_doc_number] => 08645620
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-02-04
[patent_title] => 'Apparatus and method for accessing a memory device'
[patent_app_type] => utility
[patent_app_number] => 12/143889
[patent_app_country] => US
[patent_app_date] => 2008-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7746
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12143889
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/143889 | Apparatus and method for accessing a memory device | Jun 22, 2008 | Issued |
Array
(
[id] => 5399664
[patent_doc_number] => 20090319727
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-24
[patent_title] => 'Efficient Load Queue Snooping'
[patent_app_type] => utility
[patent_app_number] => 12/143985
[patent_app_country] => US
[patent_app_date] => 2008-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6366
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0319/20090319727.pdf
[firstpage_image] =>[orig_patent_app_number] => 12143985
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/143985 | Efficient load queue snooping | Jun 22, 2008 | Issued |
Array
(
[id] => 7529915
[patent_doc_number] => 08046521
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-10-25
[patent_title] => 'Computer virtualization apparatus and program and method therefor'
[patent_app_type] => utility
[patent_app_number] => 12/143328
[patent_app_country] => US
[patent_app_date] => 2008-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 7714
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/046/08046521.pdf
[firstpage_image] =>[orig_patent_app_number] => 12143328
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/143328 | Computer virtualization apparatus and program and method therefor | Jun 19, 2008 | Issued |
Array
(
[id] => 4854524
[patent_doc_number] => 20080320267
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-25
[patent_title] => 'Memory Element, Data Processing System, Method for Setting Operating Parameters of a Memory and Computer Program'
[patent_app_type] => utility
[patent_app_number] => 12/143474
[patent_app_country] => US
[patent_app_date] => 2008-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7563
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0320/20080320267.pdf
[firstpage_image] =>[orig_patent_app_number] => 12143474
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/143474 | Memory Element, Data Processing System, Method for Setting Operating Parameters of a Memory and Computer Program | Jun 19, 2008 | Abandoned |
Array
(
[id] => 4854500
[patent_doc_number] => 20080320243
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-25
[patent_title] => 'MEMORY-SHARING SYSTEM DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/143374
[patent_app_country] => US
[patent_app_date] => 2008-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7284
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0320/20080320243.pdf
[firstpage_image] =>[orig_patent_app_number] => 12143374
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/143374 | MEMORY-SHARING SYSTEM DEVICE | Jun 19, 2008 | Abandoned |
Array
(
[id] => 11680345
[patent_doc_number] => 09678877
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-13
[patent_title] => 'Flash controller cache architecture'
[patent_app_type] => utility
[patent_app_number] => 12/138708
[patent_app_country] => US
[patent_app_date] => 2008-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 18
[patent_no_of_words] => 7724
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12138708
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/138708 | Flash controller cache architecture | Jun 12, 2008 | Issued |
Array
(
[id] => 4684044
[patent_doc_number] => 20080250270
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-10-09
[patent_title] => 'Memory management system and method'
[patent_app_type] => utility
[patent_app_number] => 12/079364
[patent_app_country] => US
[patent_app_date] => 2008-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 12500
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0250/20080250270.pdf
[firstpage_image] =>[orig_patent_app_number] => 12079364
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/079364 | Memory management system and method | Mar 25, 2008 | Issued |
Array
(
[id] => 5478791
[patent_doc_number] => 20090201748
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-08-13
[patent_title] => 'REMOVABLE NONVOLATILE MEMORY SYSTEM WITH DESTRUCTIVE READ'
[patent_app_type] => utility
[patent_app_number] => 12/028965
[patent_app_country] => US
[patent_app_date] => 2008-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2806
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0201/20090201748.pdf
[firstpage_image] =>[orig_patent_app_number] => 12028965
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/028965 | REMOVABLE NONVOLATILE MEMORY SYSTEM WITH DESTRUCTIVE READ | Feb 10, 2008 | Abandoned |
Array
(
[id] => 8424571
[patent_doc_number] => 08281068
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-02
[patent_title] => 'Configuration optimization method for a storage system'
[patent_app_type] => utility
[patent_app_number] => 12/029125
[patent_app_country] => US
[patent_app_date] => 2008-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 21
[patent_no_of_words] => 12341
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 294
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12029125
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/029125 | Configuration optimization method for a storage system | Feb 10, 2008 | Issued |
Array
(
[id] => 4815191
[patent_doc_number] => 20080195822
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-14
[patent_title] => 'PILOT PLACEMENT FOR NON-VOLATILE MEMORY'
[patent_app_type] => utility
[patent_app_number] => 12/029134
[patent_app_country] => US
[patent_app_date] => 2008-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 9526
[patent_no_of_claims] => 41
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0195/20080195822.pdf
[firstpage_image] =>[orig_patent_app_number] => 12029134
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/029134 | Pilot placement for non-volatile memory | Feb 10, 2008 | Issued |
Array
(
[id] => 4787622
[patent_doc_number] => 20080140951
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-12
[patent_title] => 'Read-copy-update (RCU) operations with reduced memory barrier usage'
[patent_app_type] => utility
[patent_app_number] => 12/020568
[patent_app_country] => US
[patent_app_date] => 2008-01-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 10371
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0140/20080140951.pdf
[firstpage_image] =>[orig_patent_app_number] => 12020568
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/020568 | Read-copy-update (RCU) operations with reduced memory barrier usage | Jan 26, 2008 | Issued |
Array
(
[id] => 4440835
[patent_doc_number] => 07970999
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-06-28
[patent_title] => 'Cache memory for a scalable information distribution system'
[patent_app_type] => utility
[patent_app_number] => 12/009955
[patent_app_country] => US
[patent_app_date] => 2008-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3912
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/970/07970999.pdf
[firstpage_image] =>[orig_patent_app_number] => 12009955
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/009955 | Cache memory for a scalable information distribution system | Jan 21, 2008 | Issued |
Array
(
[id] => 7686438
[patent_doc_number] => 20090177853
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-09
[patent_title] => 'SYSTEM AND METHODS FOR MEMORY EXPANSION'
[patent_app_type] => utility
[patent_app_number] => 11/971091
[patent_app_country] => US
[patent_app_date] => 2008-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 11032
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0177/20090177853.pdf
[firstpage_image] =>[orig_patent_app_number] => 11971091
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/971091 | System and methods for memory expansion | Jan 7, 2008 | Issued |
Array
(
[id] => 5451045
[patent_doc_number] => 20090067081
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-03-12
[patent_title] => 'STORAGE APPARATUS AND DATA VERIFICATION METHOD FOR THE SAME'
[patent_app_type] => utility
[patent_app_number] => 11/970839
[patent_app_country] => US
[patent_app_date] => 2008-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 10099
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0067/20090067081.pdf
[firstpage_image] =>[orig_patent_app_number] => 11970839
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/970839 | Storage apparatus and data verification method for the same | Jan 7, 2008 | Issued |
Array
(
[id] => 4700144
[patent_doc_number] => 20080222328
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-09-11
[patent_title] => 'Semiconductor memory module and memory system, and method of communicating therein'
[patent_app_type] => utility
[patent_app_number] => 12/007205
[patent_app_country] => US
[patent_app_date] => 2008-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4107
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0222/20080222328.pdf
[firstpage_image] =>[orig_patent_app_number] => 12007205
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/007205 | Semiconductor memory module and memory system, and method of communicating therein | Jan 7, 2008 | Abandoned |