
Arvind Talukdar
Examiner (ID: 7677, Phone: (571)270-3177 , Office: P/2132 )
| Most Active Art Unit | 2132 |
| Art Unit(s) | 2182, 2189, 2132 |
| Total Applications | 676 |
| Issued Applications | 519 |
| Pending Applications | 63 |
| Abandoned Applications | 112 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4700024
[patent_doc_number] => 20080222208
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-09-11
[patent_title] => 'Methods for managing files according to application'
[patent_app_type] => utility
[patent_app_number] => 11/806705
[patent_app_country] => US
[patent_app_date] => 2007-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7767
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0222/20080222208.pdf
[firstpage_image] =>[orig_patent_app_number] => 11806705
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/806705 | Methods for managing files according to application | Jun 3, 2007 | Issued |
Array
(
[id] => 4671580
[patent_doc_number] => 20080046641
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-02-21
[patent_title] => 'NAND flash memory controller exporting a logical sector-based interface'
[patent_app_type] => utility
[patent_app_number] => 11/806701
[patent_app_country] => US
[patent_app_date] => 2007-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 9584
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0046/20080046641.pdf
[firstpage_image] =>[orig_patent_app_number] => 11806701
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/806701 | NAND flash memory controller exporting a logical sector-based interface | Jun 3, 2007 | Abandoned |
Array
(
[id] => 198437
[patent_doc_number] => 07636824
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2009-12-22
[patent_title] => 'System and method for efficient backup using hashes'
[patent_app_type] => utility
[patent_app_number] => 11/757442
[patent_app_country] => US
[patent_app_date] => 2007-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3774
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 263
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/636/07636824.pdf
[firstpage_image] =>[orig_patent_app_number] => 11757442
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/757442 | System and method for efficient backup using hashes | Jun 3, 2007 | Issued |
Array
(
[id] => 4700164
[patent_doc_number] => 20080222348
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-09-11
[patent_title] => 'File system for managing files according to application'
[patent_app_type] => utility
[patent_app_number] => 11/806704
[patent_app_country] => US
[patent_app_date] => 2007-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7978
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0222/20080222348.pdf
[firstpage_image] =>[orig_patent_app_number] => 11806704
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/806704 | File system for managing files according to application | Jun 3, 2007 | Abandoned |
Array
(
[id] => 4671569
[patent_doc_number] => 20080046630
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-02-21
[patent_title] => 'NAND flash memory controller exporting a logical sector-based interface'
[patent_app_type] => utility
[patent_app_number] => 11/806702
[patent_app_country] => US
[patent_app_date] => 2007-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 9581
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0046/20080046630.pdf
[firstpage_image] =>[orig_patent_app_number] => 11806702
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/806702 | NAND flash memory controller exporting a logical sector-based interface | Jun 3, 2007 | Abandoned |
Array
(
[id] => 4712852
[patent_doc_number] => 20080301378
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-04
[patent_title] => 'TIMESTAMP BASED TRANSACTIONAL MEMORY'
[patent_app_type] => utility
[patent_app_number] => 11/757041
[patent_app_country] => US
[patent_app_date] => 2007-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 13633
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0301/20080301378.pdf
[firstpage_image] =>[orig_patent_app_number] => 11757041
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/757041 | Timestamp based transactional memory | May 31, 2007 | Issued |
Array
(
[id] => 28138
[patent_doc_number] => 07797489
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2010-09-14
[patent_title] => 'System and method for providing space availability notification in a distributed striped volume set'
[patent_app_type] => utility
[patent_app_number] => 11/756932
[patent_app_country] => US
[patent_app_date] => 2007-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 10385
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/797/07797489.pdf
[firstpage_image] =>[orig_patent_app_number] => 11756932
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/756932 | System and method for providing space availability notification in a distributed striped volume set | May 31, 2007 | Issued |
Array
(
[id] => 4934677
[patent_doc_number] => 20080005452
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-03
[patent_title] => 'ACCESS FREQUENCY ESTIMATION APPARATUS AND ACCESS FREQUENCY ESTIMATION METHOD'
[patent_app_type] => utility
[patent_app_number] => 11/757053
[patent_app_country] => US
[patent_app_date] => 2007-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5733
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0005/20080005452.pdf
[firstpage_image] =>[orig_patent_app_number] => 11757053
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/757053 | Access frequency estimation apparatus and access frequency estimation method | May 31, 2007 | Issued |
Array
(
[id] => 10170894
[patent_doc_number] => 09201603
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-12-01
[patent_title] => 'Dynamic logical mapping'
[patent_app_type] => utility
[patent_app_number] => 11/757038
[patent_app_country] => US
[patent_app_date] => 2007-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 6523
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 301
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11757038
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/757038 | Dynamic logical mapping | May 31, 2007 | Issued |
Array
(
[id] => 4712865
[patent_doc_number] => 20080301391
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-12-04
[patent_title] => 'METHOD AND APPARATUS FOR MODIFYING A BURST LENGTH FOR SEMICONDUCTOR MEMORY'
[patent_app_type] => utility
[patent_app_number] => 11/757135
[patent_app_country] => US
[patent_app_date] => 2007-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6976
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0301/20080301391.pdf
[firstpage_image] =>[orig_patent_app_number] => 11757135
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/757135 | METHOD AND APPARATUS FOR MODIFYING A BURST LENGTH FOR SEMICONDUCTOR MEMORY | May 31, 2007 | Abandoned |
Array
(
[id] => 107604
[patent_doc_number] => 07725641
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-05-25
[patent_title] => 'Memory array structure and single instruction multiple data processor including the same and methods thereof'
[patent_app_type] => utility
[patent_app_number] => 11/806593
[patent_app_country] => US
[patent_app_date] => 2007-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6407
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 233
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/725/07725641.pdf
[firstpage_image] =>[orig_patent_app_number] => 11806593
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/806593 | Memory array structure and single instruction multiple data processor including the same and methods thereof | May 31, 2007 | Issued |
Array
(
[id] => 4754714
[patent_doc_number] => 20080162790
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-03
[patent_title] => 'NAND FLASH MEMORY HAVING C/A PIN AND FLASH MEMORY SYSTEM INCLUDING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 11/757121
[patent_app_country] => US
[patent_app_date] => 2007-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 6527
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0162/20080162790.pdf
[firstpage_image] =>[orig_patent_app_number] => 11757121
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/757121 | NAND FLASH MEMORY HAVING C/A PIN AND FLASH MEMORY SYSTEM INCLUDING THE SAME | May 31, 2007 | Abandoned |
Array
(
[id] => 156196
[patent_doc_number] => 07680998
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2010-03-16
[patent_title] => 'Journaled data backup during server quiescence or unavailability'
[patent_app_type] => utility
[patent_app_number] => 11/757280
[patent_app_country] => US
[patent_app_date] => 2007-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 6995
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 253
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/680/07680998.pdf
[firstpage_image] =>[orig_patent_app_number] => 11757280
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/757280 | Journaled data backup during server quiescence or unavailability | May 31, 2007 | Issued |
Array
(
[id] => 9629926
[patent_doc_number] => 08799620
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-08-05
[patent_title] => 'Linear to physical address translation with support for page attributes'
[patent_app_type] => utility
[patent_app_number] => 11/757103
[patent_app_country] => US
[patent_app_date] => 2007-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3984
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11757103
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/757103 | Linear to physical address translation with support for page attributes | May 31, 2007 | Issued |
Array
(
[id] => 4527412
[patent_doc_number] => 07934054
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-04-26
[patent_title] => 'Re-fetching cache memory enabling alternative operational modes'
[patent_app_type] => utility
[patent_app_number] => 11/751973
[patent_app_country] => US
[patent_app_date] => 2007-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 19747
[patent_no_of_claims] => 46
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/934/07934054.pdf
[firstpage_image] =>[orig_patent_app_number] => 11751973
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/751973 | Re-fetching cache memory enabling alternative operational modes | May 21, 2007 | Issued |
Array
(
[id] => 5387448
[patent_doc_number] => 20090228693
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-09-10
[patent_title] => 'System and method for large microcoded programs'
[patent_app_type] => utility
[patent_app_number] => 11/805314
[patent_app_country] => US
[patent_app_date] => 2007-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6721
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0228/20090228693.pdf
[firstpage_image] =>[orig_patent_app_number] => 11805314
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/805314 | System and method for large microcoded programs | May 21, 2007 | Pending |
Array
(
[id] => 157640
[patent_doc_number] => 07685356
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-03-23
[patent_title] => 'Chronological identification in flash memory using cyclic numbers'
[patent_app_type] => utility
[patent_app_number] => 11/802396
[patent_app_country] => US
[patent_app_date] => 2007-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 11047
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 303
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/685/07685356.pdf
[firstpage_image] =>[orig_patent_app_number] => 11802396
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/802396 | Chronological identification in flash memory using cyclic numbers | May 21, 2007 | Issued |
Array
(
[id] => 4549428
[patent_doc_number] => 07873788
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-01-18
[patent_title] => 'Re-fetching cache memory having coherent re-fetching'
[patent_app_type] => utility
[patent_app_number] => 11/751985
[patent_app_country] => US
[patent_app_date] => 2007-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 19509
[patent_no_of_claims] => 52
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/873/07873788.pdf
[firstpage_image] =>[orig_patent_app_number] => 11751985
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/751985 | Re-fetching cache memory having coherent re-fetching | May 21, 2007 | Issued |
Array
(
[id] => 7537606
[patent_doc_number] => 08051249
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-11-01
[patent_title] => 'Method for preloading data to improve data-retrieval times'
[patent_app_type] => utility
[patent_app_number] => 11/802224
[patent_app_country] => US
[patent_app_date] => 2007-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4897
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/051/08051249.pdf
[firstpage_image] =>[orig_patent_app_number] => 11802224
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/802224 | Method for preloading data to improve data-retrieval times | May 20, 2007 | Issued |
Array
(
[id] => 4945396
[patent_doc_number] => 20080082723
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-04-03
[patent_title] => 'METHOD FOR WRITING A FILE BY DIFFERENT WRITING SCHEMES ACCORDING TO FILE CHARACTERISTICS AND ELECTRONIC DEVICE USING THE METHOD'
[patent_app_type] => utility
[patent_app_number] => 11/751069
[patent_app_country] => US
[patent_app_date] => 2007-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3048
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0082/20080082723.pdf
[firstpage_image] =>[orig_patent_app_number] => 11751069
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/751069 | Method for writing a file by different writing schemes according to file characteristics and electronic device using the method | May 20, 2007 | Issued |