
Asok K. Sarkar
Examiner (ID: 13120, Phone: (571)272-1970 , Office: P/2891 )
| Most Active Art Unit | 2891 |
| Art Unit(s) | 2829, 2891, 2813 |
| Total Applications | 2296 |
| Issued Applications | 1995 |
| Pending Applications | 119 |
| Abandoned Applications | 207 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16699900
[patent_doc_number] => 10950508
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-16
[patent_title] => Ion depth profile control method, ion implantation method and semiconductor device manufacturing method based on the control method, and ion implantation system adapting the control method
[patent_app_type] => utility
[patent_app_number] => 16/711771
[patent_app_country] => US
[patent_app_date] => 2019-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 17
[patent_no_of_words] => 9735
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16711771
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/711771 | Ion depth profile control method, ion implantation method and semiconductor device manufacturing method based on the control method, and ion implantation system adapting the control method | Dec 11, 2019 | Issued |
Array
(
[id] => 16272452
[patent_doc_number] => 20200273940
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-27
[patent_title] => ORGANIC LIGHT EMITTING DIODE DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/709277
[patent_app_country] => US
[patent_app_date] => 2019-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21280
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -24
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16709277
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/709277 | ORGANIC LIGHT EMITTING DIODE DISPLAY DEVICE | Dec 9, 2019 | Abandoned |
Array
(
[id] => 16624863
[patent_doc_number] => 20210043516
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-11
[patent_title] => MULTI-DIMENSIONAL PLANES OF LOGIC AND MEMORY FORMATION USING SINGLE CRYSTAL SILICON ORIENTATIONS
[patent_app_type] => utility
[patent_app_number] => 16/704583
[patent_app_country] => US
[patent_app_date] => 2019-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7997
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16704583
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/704583 | Multi-dimensional planes of logic and memory formation using single crystal silicon orientations | Dec 4, 2019 | Issued |
Array
(
[id] => 16959199
[patent_doc_number] => 11063082
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-13
[patent_title] => Methods of making semiconductor X-ray detector
[patent_app_type] => utility
[patent_app_number] => 16/702023
[patent_app_country] => US
[patent_app_date] => 2019-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 6557
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16702023
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/702023 | Methods of making semiconductor X-ray detector | Dec 2, 2019 | Issued |
Array
(
[id] => 16987900
[patent_doc_number] => 11075083
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-27
[patent_title] => Si-passivated GE gate stack
[patent_app_type] => utility
[patent_app_number] => 16/692427
[patent_app_country] => US
[patent_app_date] => 2019-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 4797
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16692427
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/692427 | Si-passivated GE gate stack | Nov 21, 2019 | Issued |
Array
(
[id] => 17018624
[patent_doc_number] => 11088271
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-10
[patent_title] => High electron mobility transistor and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 16/691621
[patent_app_country] => US
[patent_app_date] => 2019-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 7
[patent_no_of_words] => 2869
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16691621
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/691621 | High electron mobility transistor and method for fabricating the same | Nov 21, 2019 | Issued |
Array
(
[id] => 15656977
[patent_doc_number] => 20200091019
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-19
[patent_title] => STACK OF MULTIPLE DEPOSITED SEMICONDUCTOR LAYERS
[patent_app_type] => utility
[patent_app_number] => 16/688811
[patent_app_country] => US
[patent_app_date] => 2019-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9756
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16688811
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/688811 | Stack of multiple deposited semiconductor layers | Nov 18, 2019 | Issued |
Array
(
[id] => 16973603
[patent_doc_number] => 11069583
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-20
[patent_title] => Apparatus and method for the minimization of undercut during a UBM etch process
[patent_app_type] => utility
[patent_app_number] => 16/685640
[patent_app_country] => US
[patent_app_date] => 2019-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 51
[patent_figures_cnt] => 67
[patent_no_of_words] => 23793
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16685640
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/685640 | Apparatus and method for the minimization of undercut during a UBM etch process | Nov 14, 2019 | Issued |
Array
(
[id] => 17093025
[patent_doc_number] => 11121223
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-14
[patent_title] => Control gate structures for field-effect transistors
[patent_app_type] => utility
[patent_app_number] => 16/685205
[patent_app_country] => US
[patent_app_date] => 2019-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 24
[patent_no_of_words] => 9195
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16685205
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/685205 | Control gate structures for field-effect transistors | Nov 14, 2019 | Issued |
Array
(
[id] => 16803243
[patent_doc_number] => 10998195
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-04
[patent_title] => Metal and metal-derived films
[patent_app_type] => utility
[patent_app_number] => 16/682154
[patent_app_country] => US
[patent_app_date] => 2019-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 5143
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16682154
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/682154 | Metal and metal-derived films | Nov 12, 2019 | Issued |
Array
(
[id] => 17063064
[patent_doc_number] => 11107674
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-31
[patent_title] => Methods for depositing silicon nitride
[patent_app_type] => utility
[patent_app_number] => 16/680289
[patent_app_country] => US
[patent_app_date] => 2019-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 7316
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16680289
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/680289 | Methods for depositing silicon nitride | Nov 10, 2019 | Issued |
Array
(
[id] => 16226237
[patent_doc_number] => 20200251354
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-06
[patent_title] => METHOD OF MANUFACTURING AN ELECTRONIC DEVICE AND ELECTRONIC DEVICE MANUFACTURED THEREBY
[patent_app_type] => utility
[patent_app_number] => 16/673044
[patent_app_country] => US
[patent_app_date] => 2019-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6832
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16673044
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/673044 | Method of manufacturing an electronic device and electronic device manufactured thereby | Nov 3, 2019 | Issued |
Array
(
[id] => 17018707
[patent_doc_number] => 11088354
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-10
[patent_title] => Light-emitting panel and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 16/660298
[patent_app_country] => US
[patent_app_date] => 2019-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 5632
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16660298
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/660298 | Light-emitting panel and manufacturing method thereof | Oct 21, 2019 | Issued |
Array
(
[id] => 16781616
[patent_doc_number] => 20210118695
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-22
[patent_title] => METHOD FOR DELIDDING A HERMETICALLY SEALED CIRCUIT PACKAGE
[patent_app_type] => utility
[patent_app_number] => 16/657593
[patent_app_country] => US
[patent_app_date] => 2019-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2705
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16657593
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/657593 | Method for delidding a hermetically sealed circuit package | Oct 17, 2019 | Issued |
Array
(
[id] => 15840405
[patent_doc_number] => 20200135485
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-30
[patent_title] => BORON-DOPED AMORPHOUS CARBON HARD MASK AND RELATED METHODS
[patent_app_type] => utility
[patent_app_number] => 16/657023
[patent_app_country] => US
[patent_app_date] => 2019-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6615
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16657023
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/657023 | Boron-doped amorphous carbon hard mask and related methods | Oct 17, 2019 | Issued |
Array
(
[id] => 16835169
[patent_doc_number] => 11011428
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-18
[patent_title] => Method for fabricating a semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/656247
[patent_app_country] => US
[patent_app_date] => 2019-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 21
[patent_no_of_words] => 9024
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16656247
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/656247 | Method for fabricating a semiconductor device | Oct 16, 2019 | Issued |
Array
(
[id] => 16881136
[patent_doc_number] => 11031293
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-08
[patent_title] => Method for fabricating a semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/656209
[patent_app_country] => US
[patent_app_date] => 2019-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 21
[patent_no_of_words] => 9023
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16656209
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/656209 | Method for fabricating a semiconductor device | Oct 16, 2019 | Issued |
Array
(
[id] => 15776193
[patent_doc_number] => 20200119114
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-16
[patent_title] => DISPLAY APPARATUS AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/654402
[patent_app_country] => US
[patent_app_date] => 2019-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8051
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16654402
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/654402 | Display apparatus and method of manufacturing the same | Oct 15, 2019 | Issued |
Array
(
[id] => 16759757
[patent_doc_number] => 10978314
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-13
[patent_title] => Multi integrated circuit chip carrier package
[patent_app_type] => utility
[patent_app_number] => 16/592480
[patent_app_country] => US
[patent_app_date] => 2019-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 7163
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16592480
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/592480 | Multi integrated circuit chip carrier package | Oct 2, 2019 | Issued |
Array
(
[id] => 15442987
[patent_doc_number] => 20200035677
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-30
[patent_title] => METHOD FOR MANUFACTURING A FINFET DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/590248
[patent_app_country] => US
[patent_app_date] => 2019-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6185
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16590248
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/590248 | Method for manufacturing a FinFET device | Sep 30, 2019 | Issued |