
Asok K. Sarkar
Examiner (ID: 5343, Phone: (571)272-1970 , Office: P/2891 )
| Most Active Art Unit | 2891 |
| Art Unit(s) | 2829, 2891, 2813 |
| Total Applications | 2309 |
| Issued Applications | 2017 |
| Pending Applications | 106 |
| Abandoned Applications | 207 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8335628
[patent_doc_number] => 20120202333
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-09
[patent_title] => 'METHOD FOR FORMING A SELF-ALIGNED BIT LINE FOR PCRAM AND SELF-ALIGNED ETCH BACK PROCESS'
[patent_app_type] => utility
[patent_app_number] => 13/020051
[patent_app_country] => US
[patent_app_date] => 2011-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8288
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13020051
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/020051 | Method for forming a self-aligned bit line for PCRAM and self-aligned etch back process | Feb 2, 2011 | Issued |
Array
(
[id] => 9503427
[patent_doc_number] => 08741741
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-03
[patent_title] => 'Method for designing SOI wafer and method for manufacturing SOI wafer'
[patent_app_type] => utility
[patent_app_number] => 13/576889
[patent_app_country] => US
[patent_app_date] => 2011-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 5899
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13576889
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/576889 | Method for designing SOI wafer and method for manufacturing SOI wafer | Feb 2, 2011 | Issued |
Array
(
[id] => 8282839
[patent_doc_number] => 08216940
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-07-10
[patent_title] => 'Method for manufacturing a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/019759
[patent_app_country] => US
[patent_app_date] => 2011-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 45
[patent_no_of_words] => 15172
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13019759
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/019759 | Method for manufacturing a semiconductor device | Feb 1, 2011 | Issued |
Array
(
[id] => 5936932
[patent_doc_number] => 20110212582
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-09-01
[patent_title] => 'Method Of Manufacturing High Electron Mobility Transistor'
[patent_app_type] => utility
[patent_app_number] => 13/017361
[patent_app_country] => US
[patent_app_date] => 2011-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4857
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0212/20110212582.pdf
[firstpage_image] =>[orig_patent_app_number] => 13017361
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/017361 | Method of manufacturing high electron mobility transistor | Jan 30, 2011 | Issued |
Array
(
[id] => 8513829
[patent_doc_number] => 20120313237
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-13
[patent_title] => 'BONDED SEMICONDUCTOR STRUCTURES AND METHODS OF FORMING SAME'
[patent_app_type] => utility
[patent_app_number] => 13/575200
[patent_app_country] => US
[patent_app_date] => 2011-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 7663
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13575200
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/575200 | Bonded semiconductor structures and methods of forming same | Jan 25, 2011 | Issued |
Array
(
[id] => 8282827
[patent_doc_number] => 08216928
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-07-10
[patent_title] => 'Methods for fabricating semiconductor devices having local contacts'
[patent_app_type] => utility
[patent_app_number] => 13/014561
[patent_app_country] => US
[patent_app_date] => 2011-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5881
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13014561
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/014561 | Methods for fabricating semiconductor devices having local contacts | Jan 25, 2011 | Issued |
Array
(
[id] => 6165913
[patent_doc_number] => 20110195537
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-08-11
[patent_title] => 'OPTICAL DEVICE WAFER PROCESSING METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/013026
[patent_app_country] => US
[patent_app_date] => 2011-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4780
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0195/20110195537.pdf
[firstpage_image] =>[orig_patent_app_number] => 13013026
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/013026 | OPTICAL DEVICE WAFER PROCESSING METHOD | Jan 24, 2011 | Abandoned |
Array
(
[id] => 6176386
[patent_doc_number] => 20110177689
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-21
[patent_title] => 'Methods for Forming Wiring and Manufacturing Thin Film Transistor and Droplet Discharging Method'
[patent_app_type] => utility
[patent_app_number] => 13/012055
[patent_app_country] => US
[patent_app_date] => 2011-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 22180
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0177/20110177689.pdf
[firstpage_image] =>[orig_patent_app_number] => 13012055
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/012055 | Methods for forming wiring and manufacturing thin film transistor and droplet discharging method | Jan 23, 2011 | Issued |
Array
(
[id] => 6165909
[patent_doc_number] => 20110195535
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-08-11
[patent_title] => 'OPTICAL DEVICE WAFER PROCESSING METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/011266
[patent_app_country] => US
[patent_app_date] => 2011-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4873
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0195/20110195535.pdf
[firstpage_image] =>[orig_patent_app_number] => 13011266
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/011266 | Optical device wafer processing method | Jan 20, 2011 | Issued |
Array
(
[id] => 6176246
[patent_doc_number] => 20110177634
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-21
[patent_title] => 'Edge-Emitting Semiconductor Laser Chip'
[patent_app_type] => utility
[patent_app_number] => 13/011326
[patent_app_country] => US
[patent_app_date] => 2011-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5391
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0177/20110177634.pdf
[firstpage_image] =>[orig_patent_app_number] => 13011326
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/011326 | Edge-emitting semiconductor laser chip | Jan 20, 2011 | Issued |
Array
(
[id] => 8317435
[patent_doc_number] => 08232211
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-07-31
[patent_title] => 'Methods for self-aligned self-assembled patterning enhancement'
[patent_app_type] => utility
[patent_app_number] => 13/010326
[patent_app_country] => US
[patent_app_date] => 2011-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 2713
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13010326
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/010326 | Methods for self-aligned self-assembled patterning enhancement | Jan 19, 2011 | Issued |
Array
(
[id] => 6161225
[patent_doc_number] => 20110193134
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-08-11
[patent_title] => 'STEP DOPING IN EXTENSIONS OF III-V FAMILY SEMICONDUCTOR DEVICES'
[patent_app_type] => utility
[patent_app_number] => 13/009036
[patent_app_country] => US
[patent_app_date] => 2011-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 5033
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0193/20110193134.pdf
[firstpage_image] =>[orig_patent_app_number] => 13009036
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/009036 | Step doping in extensions of III-V family semiconductor devices | Jan 18, 2011 | Issued |
Array
(
[id] => 8139843
[patent_doc_number] => 20120094467
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-04-19
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD WITH IMPROVED EPITAXIAL QUALITY OF III-V COMPOUND ON SILICON SURFACES'
[patent_app_type] => utility
[patent_app_number] => 13/009151
[patent_app_country] => US
[patent_app_date] => 2011-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4182
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0094/20120094467.pdf
[firstpage_image] =>[orig_patent_app_number] => 13009151
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/009151 | Semiconductor device and manufacturing method with improved epitaxial quality of III-V compound on silicon surfaces | Jan 18, 2011 | Issued |
Array
(
[id] => 6047747
[patent_doc_number] => 20110207289
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-08-25
[patent_title] => 'METHOD OF FABRICATING SEMICONDUCTOR DEVICE AND ELECTRONIC SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 13/007822
[patent_app_country] => US
[patent_app_date] => 2011-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 14294
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0207/20110207289.pdf
[firstpage_image] =>[orig_patent_app_number] => 13007822
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/007822 | Method of fabricating semiconductor device and electronic system | Jan 16, 2011 | Issued |
Array
(
[id] => 6170010
[patent_doc_number] => 20110175204
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-21
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/005936
[patent_app_country] => US
[patent_app_date] => 2011-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3111
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0175/20110175204.pdf
[firstpage_image] =>[orig_patent_app_number] => 13005936
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/005936 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME | Jan 12, 2011 | Abandoned |
Array
(
[id] => 8164319
[patent_doc_number] => 08173524
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-05-08
[patent_title] => 'Process for epitaxially growing epitaxial material regions'
[patent_app_type] => utility
[patent_app_number] => 13/004201
[patent_app_country] => US
[patent_app_date] => 2011-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 4034
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/173/08173524.pdf
[firstpage_image] =>[orig_patent_app_number] => 13004201
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/004201 | Process for epitaxially growing epitaxial material regions | Jan 10, 2011 | Issued |
Array
(
[id] => 8571646
[patent_doc_number] => 08338291
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-12-25
[patent_title] => 'Producing transistor including multiple reentrant profiles'
[patent_app_type] => utility
[patent_app_number] => 12/986236
[patent_app_country] => US
[patent_app_date] => 2011-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 5740
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12986236
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/986236 | Producing transistor including multiple reentrant profiles | Jan 6, 2011 | Issued |
Array
(
[id] => 5944219
[patent_doc_number] => 20110104839
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-05
[patent_title] => 'SEMICONDUCTOR LASER DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/985632
[patent_app_country] => US
[patent_app_date] => 2011-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 20293
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0104/20110104839.pdf
[firstpage_image] =>[orig_patent_app_number] => 12985632
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/985632 | Semiconductor laser device and method of manufacturing the same | Jan 5, 2011 | Issued |
Array
(
[id] => 8566676
[patent_doc_number] => 20120329247
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-27
[patent_title] => 'LASER PROCESSING METHOD'
[patent_app_type] => utility
[patent_app_number] => 13/575393
[patent_app_country] => US
[patent_app_date] => 2011-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 10979
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13575393
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/575393 | Laser processing method | Jan 4, 2011 | Issued |
Array
(
[id] => 5979971
[patent_doc_number] => 20110095304
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-04-28
[patent_title] => 'PROCESS FOR FORMING AN INTERFACE BETWEEN SILICON CARBIDE AND SILICON OXIDE WITH LOW DENSITY OF STATES'
[patent_app_type] => utility
[patent_app_number] => 12/985132
[patent_app_country] => US
[patent_app_date] => 2011-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2756
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0095/20110095304.pdf
[firstpage_image] =>[orig_patent_app_number] => 12985132
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/985132 | Process for forming an interface between silicon carbide and silicon oxide with low density of states | Jan 4, 2011 | Issued |