
Aurangzeb Hassan
Examiner (ID: 18997, Phone: (571)272-8625 , Office: P/2184 )
| Most Active Art Unit | 2184 |
| Art Unit(s) | 2184, 2182 |
| Total Applications | 888 |
| Issued Applications | 645 |
| Pending Applications | 78 |
| Abandoned Applications | 181 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20680621
[patent_doc_number] => 20260119442
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-04-30
[patent_title] => A Method for Mounting a Multi-Media Card and an Apparatus, Storage Medium, and Electronic Device
[patent_app_type] => utility
[patent_app_number] => 19/164977
[patent_app_country] => US
[patent_app_date] => 2025-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2571
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19164977
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/164977 | A Method for Mounting a Multi-Media Card and an Apparatus, Storage Medium, and Electronic Device | May 29, 2025 | Pending |
Array
(
[id] => 20061841
[patent_doc_number] => 20250200063
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-19
[patent_title] => METHOD AND SYSTEM FOR ADAPTING PROGRAMS FOR INTEROPERABILITY AND ADAPTERS THEREFOR
[patent_app_type] => utility
[patent_app_number] => 19/066493
[patent_app_country] => US
[patent_app_date] => 2025-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1158
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -33
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19066493
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/066493 | METHOD AND SYSTEM FOR ADAPTING PROGRAMS FOR INTEROPERABILITY AND ADAPTERS THEREFOR | Feb 27, 2025 | Pending |
Array
(
[id] => 20095162
[patent_doc_number] => 20250225098
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-10
[patent_title] => SOURCE ORDERING IN DEVICE INTERCONNECTS
[patent_app_type] => utility
[patent_app_number] => 19/042760
[patent_app_country] => US
[patent_app_date] => 2025-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13555
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19042760
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/042760 | SOURCE ORDERING IN DEVICE INTERCONNECTS | Jan 30, 2025 | Pending |
Array
(
[id] => 20035076
[patent_doc_number] => 20250173298
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-29
[patent_title] => METHODS AND APPARATUS FOR PROVIDING A BRIDGING DEVICE FOR INTERFACING BETWEEN D-PHY AND C-PHY
[patent_app_type] => utility
[patent_app_number] => 19/038719
[patent_app_country] => US
[patent_app_date] => 2025-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3549
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19038719
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/038719 | METHODS AND APPARATUS FOR PROVIDING A BRIDGING DEVICE FOR INTERFACING BETWEEN D-PHY AND C-PHY | Jan 27, 2025 | Pending |
Array
(
[id] => 20034760
[patent_doc_number] => 20250172982
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-29
[patent_title] => SERIES CIRCUIT AND COMPUTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 19/036677
[patent_app_country] => US
[patent_app_date] => 2025-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19036677
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/036677 | SERIES CIRCUIT AND COMPUTING DEVICE | Jan 23, 2025 | Pending |
Array
(
[id] => 20018119
[patent_doc_number] => 20250156341
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-15
[patent_title] => DEVICE INPUT METHOD AND SYSTEM, ELECTRONIC DEVICE, AND STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 19/024975
[patent_app_country] => US
[patent_app_date] => 2025-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10783
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19024975
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/024975 | DEVICE INPUT METHOD AND SYSTEM, ELECTRONIC DEVICE, AND STORAGE MEDIUM | Jan 15, 2025 | Pending |
Array
(
[id] => 20101967
[patent_doc_number] => 20250231903
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-17
[patent_title] => HANDSHAKE CONTROLLERS FOR CHARGING PROTOCOLS RELATED TO MULTIPORT CHARGERS AND METHODS THEREOF
[patent_app_type] => utility
[patent_app_number] => 19/011135
[patent_app_country] => US
[patent_app_date] => 2025-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7668
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19011135
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/011135 | HANDSHAKE CONTROLLERS FOR CHARGING PROTOCOLS RELATED TO MULTIPORT CHARGERS AND METHODS THEREOF | Jan 5, 2025 | Pending |
Array
(
[id] => 20043309
[patent_doc_number] => 20250181531
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-05
[patent_title] => Memory Modules and Systems with Variable-Width Data Ranks and Configurable Data-Rank Timing
[patent_app_type] => utility
[patent_app_number] => 18/988728
[patent_app_country] => US
[patent_app_date] => 2024-12-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2200
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18988728
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/988728 | Memory Modules and Systems with Variable-Width Data Ranks and Configurable Data-Rank Timing | Dec 18, 2024 | Pending |
Array
(
[id] => 20070811
[patent_doc_number] => 20250209033
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-26
[patent_title] => COMMUNICATION VIA SERIALIZER/DESERIALIZER
[patent_app_type] => utility
[patent_app_number] => 18/969582
[patent_app_country] => US
[patent_app_date] => 2024-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18969582
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/969582 | COMMUNICATION VIA SERIALIZER/DESERIALIZER | Dec 4, 2024 | Pending |
Array
(
[id] => 19848740
[patent_doc_number] => 20250094091
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-20
[patent_title] => READ DATA ALIGNMENT
[patent_app_type] => utility
[patent_app_number] => 18/968260
[patent_app_country] => US
[patent_app_date] => 2024-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5907
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18968260
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/968260 | READ DATA ALIGNMENT | Dec 3, 2024 | Pending |
Array
(
[id] => 20043320
[patent_doc_number] => 20250181542
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-05
[patent_title] => Retimer Module Interconnecting Passive Cables
[patent_app_type] => utility
[patent_app_number] => 18/968498
[patent_app_country] => US
[patent_app_date] => 2024-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18968498
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/968498 | Retimer Module Interconnecting Passive Cables | Dec 3, 2024 | Pending |
Array
(
[id] => 20724183
[patent_doc_number] => 20260140897
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-05-21
[patent_title] => ERASING DATA SETS WITHOUT ACCESS DELAY TO OTHER DATA SETS
[patent_app_type] => utility
[patent_app_number] => 18/955732
[patent_app_country] => US
[patent_app_date] => 2024-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3978
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18955732
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/955732 | ERASING DATA SETS WITHOUT ACCESS DELAY TO OTHER DATA SETS | Nov 20, 2024 | Pending |
Array
(
[id] => 20695706
[patent_doc_number] => 20260127118
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-05-07
[patent_title] => ADAPTIVE STEP DELAY IN PERIPHERAL TRIGGER GENERATOR
[patent_app_type] => utility
[patent_app_number] => 18/940531
[patent_app_country] => US
[patent_app_date] => 2024-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2495
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18940531
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/940531 | ADAPTIVE STEP DELAY IN PERIPHERAL TRIGGER GENERATOR | Nov 6, 2024 | Pending |
Array
(
[id] => 19864745
[patent_doc_number] => 20250103531
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-27
[patent_title] => FOLDED MEMORY MODULES
[patent_app_type] => utility
[patent_app_number] => 18/919179
[patent_app_country] => US
[patent_app_date] => 2024-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4196
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18919179
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/919179 | FOLDED MEMORY MODULES | Oct 16, 2024 | Pending |
Array
(
[id] => 19748019
[patent_doc_number] => 20250036584
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-30
[patent_title] => ASYNCHRONOUS COMMUNICATION PROTOCOL COMPATIBLE WITH SYNCHRONOUS DDR PROTOCOL
[patent_app_type] => utility
[patent_app_number] => 18/918046
[patent_app_country] => US
[patent_app_date] => 2024-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7090
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18918046
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/918046 | ASYNCHRONOUS COMMUNICATION PROTOCOL COMPATIBLE WITH SYNCHRONOUS DDR PROTOCOL | Oct 15, 2024 | Pending |
Array
(
[id] => 20883624
[patent_doc_number] => 12699667
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-08-04
[patent_title] => Systems and methods of controlling communication modes in an electronic device
[patent_app_type] => utility
[patent_app_number] => 18/914674
[patent_app_country] => US
[patent_app_date] => 2024-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 3909
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18914674
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/914674 | SYSTEMS AND METHODS OF CONTROLLING COMMUNICATION MODES IN AN ELECTRONIC DEVICE | Oct 13, 2024 | Pending |
Array
(
[id] => 19985760
[patent_doc_number] => 20250123982
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-04-17
[patent_title] => DISPLAY APPARATUS AND PERIPHERAL DEVICE SIGNAL SWITCHING METHOD
[patent_app_type] => utility
[patent_app_number] => 18/910260
[patent_app_country] => US
[patent_app_date] => 2024-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 239
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18910260
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/910260 | DISPLAY APPARATUS AND PERIPHERAL DEVICE SIGNAL SWITCHING METHOD | Oct 8, 2024 | Issued |
Array
(
[id] => 19660722
[patent_doc_number] => 20240427787
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-26
[patent_title] => METHOD AND SYSTEM FOR ADAPTING COMPUTER PROGRAMS USING A TRAINABLE NEURAL NETWORK TO FACILITATE INTEROPERABILITY
[patent_app_type] => utility
[patent_app_number] => 18/826596
[patent_app_country] => US
[patent_app_date] => 2024-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6823
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -30
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18826596
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/826596 | METHOD AND SYSTEM FOR ADAPTING COMPUTER PROGRAMS USING A TRAINABLE NEURAL NETWORK TO FACILITATE INTEROPERABILITY | Sep 5, 2024 | Pending |
Array
(
[id] => 19660723
[patent_doc_number] => 20240427788
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-26
[patent_title] => METHOD AND SYSTEM FOR FACILITATING INTEROPERABILITY BETWEEN DIFFERENT PROGRAMS USING RULES INCLUDING FUNCTIONS OR ACTIONS TO EXECUTE PROCESSES
[patent_app_type] => utility
[patent_app_number] => 18/826626
[patent_app_country] => US
[patent_app_date] => 2024-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6838
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -37
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18826626
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/826626 | METHOD AND SYSTEM FOR FACILITATING INTEROPERABILITY BETWEEN DIFFERENT PROGRAMS USING RULES INCLUDING FUNCTIONS OR ACTIONS TO EXECUTE PROCESSES | Sep 5, 2024 | Pending |
Array
(
[id] => 20323294
[patent_doc_number] => 20250335382
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-30
[patent_title] => DATA TRANSMISSION METHODS, ELECTRONIC DEVICES, AND WIRELESS COMMUNICATION DEVICES
[patent_app_type] => utility
[patent_app_number] => 18/825548
[patent_app_country] => US
[patent_app_date] => 2024-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4822
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18825548
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/825548 | DATA TRANSMISSION METHODS, ELECTRONIC DEVICES, AND WIRELESS COMMUNICATION DEVICES | Sep 4, 2024 | Pending |