
Aurangzeb Hassan
Examiner (ID: 18997, Phone: (571)272-8625 , Office: P/2184 )
| Most Active Art Unit | 2184 |
| Art Unit(s) | 2184, 2182 |
| Total Applications | 888 |
| Issued Applications | 645 |
| Pending Applications | 78 |
| Abandoned Applications | 181 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17899356
[patent_doc_number] => 20220309018
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-29
[patent_title] => Signal processing system and method for identifying and pairing a signal transmitting device
[patent_app_type] => utility
[patent_app_number] => 17/531807
[patent_app_country] => US
[patent_app_date] => 2021-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5635
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17531807
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/531807 | Signal processing system and method for identifying and pairing a signal transmitting device | Nov 21, 2021 | Issued |
Array
(
[id] => 17581279
[patent_doc_number] => 20220138134
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-05
[patent_title] => SCHEDULING TECHNIQUES FOR ISOCHRONOUS IN TRAFFIC IN A USB EXTENSION ENVIRONMENT
[patent_app_type] => utility
[patent_app_number] => 17/512305
[patent_app_country] => US
[patent_app_date] => 2021-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9686
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17512305
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/512305 | Scheduling techniques for isochronous in traffic in a USB extension environment | Oct 26, 2021 | Issued |
Array
(
[id] => 18973995
[patent_doc_number] => 20240054087
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-15
[patent_title] => SYSTEM AND METHOD FOR AN ADAPTIVE STORAGE MEDIA INTERFACE
[patent_app_type] => utility
[patent_app_number] => 18/266391
[patent_app_country] => US
[patent_app_date] => 2021-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1688
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18266391
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/266391 | System and method for an adaptive storage media interface | Oct 24, 2021 | Issued |
Array
(
[id] => 18831289
[patent_doc_number] => 20230399815
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-14
[patent_title] => CONTROL METHOD FOR A MANUALLY ACTUATED LEVER PROVIDED FOR ACTUATING AN OPERATING AND/OR WORK FUNCTION
[patent_app_type] => utility
[patent_app_number] => 18/250343
[patent_app_country] => US
[patent_app_date] => 2021-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3404
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18250343
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/250343 | Control method for a manually actuated lever provided for actuating an operating and/or work function | Oct 18, 2021 | Issued |
Array
(
[id] => 17823793
[patent_doc_number] => 11428737
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-08-30
[patent_title] => Array of processor units with local BIST
[patent_app_type] => utility
[patent_app_number] => 17/503227
[patent_app_country] => US
[patent_app_date] => 2021-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 12153
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17503227
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/503227 | Array of processor units with local BIST | Oct 14, 2021 | Issued |
Array
(
[id] => 18282634
[patent_doc_number] => 20230098106
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-30
[patent_title] => SYSTEMS AND METHODS FOR MOTOR CONTROL CENTER TRUNK AND DROP CONNECTOR
[patent_app_type] => utility
[patent_app_number] => 17/490031
[patent_app_country] => US
[patent_app_date] => 2021-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6477
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17490031
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/490031 | Systems and methods for motor control center trunk and drop connector | Sep 29, 2021 | Issued |
Array
(
[id] => 17507580
[patent_doc_number] => 20220100683
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-31
[patent_title] => PRIORITY REVERSING DATA TRAFFIC FOR LATENCY SENSITIVE PERIPHERALS
[patent_app_type] => utility
[patent_app_number] => 17/448601
[patent_app_country] => US
[patent_app_date] => 2021-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6215
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 263
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17448601
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/448601 | Priority reversing data traffic for latency sensitive peripherals | Sep 22, 2021 | Issued |
Array
(
[id] => 17345867
[patent_doc_number] => 20220012198
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-13
[patent_title] => DIRECTED INTERRUPT FOR MULTILEVEL VIRTUALIZATION WITH INTERRUPT TABLE
[patent_app_type] => utility
[patent_app_number] => 17/482192
[patent_app_country] => US
[patent_app_date] => 2021-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 26965
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17482192
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/482192 | Directed interrupt for multilevel virtualization with interrupt table | Sep 21, 2021 | Issued |
Array
(
[id] => 18284587
[patent_doc_number] => 20230100059
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-30
[patent_title] => INTERRUPT HANDLING BY MIGRATING INTERRUPTS BETWEEN PROCESSING CORES
[patent_app_type] => utility
[patent_app_number] => 17/481069
[patent_app_country] => US
[patent_app_date] => 2021-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9801
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17481069
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/481069 | Interrupt handling by migrating interrupts between processing cores | Sep 20, 2021 | Issued |
Array
(
[id] => 17462444
[patent_doc_number] => 20220075749
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-10
[patent_title] => SYSTEMS AND METHODS FOR DYNAMIC CONFIGURATION OF EXTERNAL DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/466398
[patent_app_country] => US
[patent_app_date] => 2021-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10285
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17466398
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/466398 | SYSTEMS AND METHODS FOR DYNAMIC CONFIGURATION OF EXTERNAL DEVICES | Sep 2, 2021 | Abandoned |
Array
(
[id] => 17915786
[patent_doc_number] => 20220318182
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-06
[patent_title] => UART INTERFACE CIRCUIT AND UART DATA CAPTURING METHOD
[patent_app_type] => utility
[patent_app_number] => 17/465379
[patent_app_country] => US
[patent_app_date] => 2021-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3000
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17465379
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/465379 | UART interface circuit and UART data capturing method | Sep 1, 2021 | Issued |
Array
(
[id] => 17446458
[patent_doc_number] => 20220066963
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-03
[patent_title] => PROCESSOR SYSTEM AND METHOD FOR INCREASING DATA-TRANSFER BANDWIDTH DURING EXECUTION OF A SCHEDULED PARALLEL PROCESS
[patent_app_type] => utility
[patent_app_number] => 17/461221
[patent_app_country] => US
[patent_app_date] => 2021-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11100
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 19
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17461221
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/461221 | Processor system and method for increasing data-transfer bandwidth during execution of a scheduled parallel process | Aug 29, 2021 | Issued |
Array
(
[id] => 17276647
[patent_doc_number] => 20210382845
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-09
[patent_title] => METHOD AND APPARATUS FOR PROVIDING INTERFACE
[patent_app_type] => utility
[patent_app_number] => 17/407717
[patent_app_country] => US
[patent_app_date] => 2021-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21288
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 339
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17407717
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/407717 | Method and apparatus for providing interface | Aug 19, 2021 | Issued |
Array
(
[id] => 17246779
[patent_doc_number] => 20210366524
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-25
[patent_title] => TWO PIN SERIAL BUS COMMUNICATION INTERFACE AND PROCESS
[patent_app_type] => utility
[patent_app_number] => 17/392452
[patent_app_country] => US
[patent_app_date] => 2021-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15374
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17392452
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/392452 | Two pin serial bus communication interface and process | Aug 2, 2021 | Issued |
Array
(
[id] => 17231375
[patent_doc_number] => 20210357932
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-18
[patent_title] => DEVICE AND METHOD FOR PROVIDING EXTERNAL ACCESS TO MULTI-DROP BUS PERIPHERAL DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/443802
[patent_app_country] => US
[patent_app_date] => 2021-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 29933
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17443802
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/443802 | Device and method for providing external access to multi-drop bus peripheral devices | Jul 26, 2021 | Issued |
Array
(
[id] => 18571140
[patent_doc_number] => 20230261477
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-17
[patent_title] => CHARGING CABLE-BASED DATA TRANSMISSION METHOD AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/014529
[patent_app_country] => US
[patent_app_date] => 2021-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 49532
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18014529
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/014529 | Charging cable-based data transmission method and electronic device | Jul 14, 2021 | Issued |
Array
(
[id] => 18614410
[patent_doc_number] => 20230281147
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-07
[patent_title] => COMMUNICATION APPARATUS, COMMUNICATION METHOD, AND PROGRAM
[patent_app_type] => utility
[patent_app_number] => 18/005762
[patent_app_country] => US
[patent_app_date] => 2021-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9894
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18005762
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/005762 | COMMUNICATION APPARATUS, COMMUNICATION METHOD, AND PROGRAM | Jul 8, 2021 | Abandoned |
Array
(
[id] => 17338183
[patent_doc_number] => 20220004514
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-06
[patent_title] => INPUT/OUTPUT MODULE WITH MULTI-CHANNEL SWITCHING CAPABILITY
[patent_app_type] => utility
[patent_app_number] => 17/368247
[patent_app_country] => US
[patent_app_date] => 2021-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13978
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17368247
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/368247 | Input/output module with multi-channel switching capability | Jul 5, 2021 | Issued |
Array
(
[id] => 17157922
[patent_doc_number] => 20210318973
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-14
[patent_title] => DIRECTED INTERRUPT FOR MULTILEVEL VIRTUALIZATION
[patent_app_type] => utility
[patent_app_number] => 17/358172
[patent_app_country] => US
[patent_app_date] => 2021-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 28072
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 317
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17358172
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/358172 | Directed interrupt for multilevel virtualization | Jun 24, 2021 | Issued |
Array
(
[id] => 17157922
[patent_doc_number] => 20210318973
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-14
[patent_title] => DIRECTED INTERRUPT FOR MULTILEVEL VIRTUALIZATION
[patent_app_type] => utility
[patent_app_number] => 17/358172
[patent_app_country] => US
[patent_app_date] => 2021-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 28072
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 317
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17358172
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/358172 | Directed interrupt for multilevel virtualization | Jun 24, 2021 | Issued |