Aurangzeb Hassan

Array ( [id] => 15837261 [patent_doc_number] => 20200133913 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2020-04-30 [patent_title] => DISAGGREGATED COMPUTER SYSTEM [patent_app_type] => utility [patent_app_number] => 16/172324 [patent_app_country] => US [patent_app_date] => 2018-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3078 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16172324 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 16758653 [patent_doc_number] => 10977203 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2021-04-13 [patent_title] => Data transmission method and apparatus used in virtual switch technology [patent_app_type] => utility [patent_app_number] => 16/170602 [patent_app_country] => US [patent_app_date] => 2018-10-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 7460 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 217 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16170602 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 14218767 [patent_doc_number] => 20190121768 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-04-25 [patent_title] => SYSTEMS, APPARATUS AND METHODS FOR MANAGING CONNECTIVITY OF NETWORKED DEVICES [patent_app_type] => utility [patent_app_number] => 16/165767 [patent_app_country] => US [patent_app_date] => 2018-10-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7073 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16165767 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17143733 [patent_doc_number] => 20210311746 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2021-10-07 [patent_title] => METHOD AND DEVICE FOR RECOGNIZING APPARATUS AND COMPUTER READABLE STORAGE MEDIUM AND PROGRAM [patent_app_type] => utility [patent_app_number] => 17/279193 [patent_app_country] => US [patent_app_date] => 2018-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6068 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17279193 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 14107383 [patent_doc_number] => 20190095367 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-03-28 [patent_title] => DEVICE MANAGEMENT SYSTEM, DEVICE MANAGER, RELAY MANAGEMENT DEVICE, DEVICE MANAGEMENT METHOD, AND RECORDING MEDIUM [patent_app_type] => utility [patent_app_number] => 16/140969 [patent_app_country] => US [patent_app_date] => 2018-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8825 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -8 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16140969 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 15231743 [patent_doc_number] => 10503594 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2019-12-10 [patent_title] => Storing data in accordance with encoded data slice revision levels in a dispersed storage network [patent_app_type] => utility [patent_app_number] => 16/138753 [patent_app_country] => US [patent_app_date] => 2018-09-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 31 [patent_figures_cnt] => 55 [patent_no_of_words] => 32602 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 327 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16138753 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 15486503 [patent_doc_number] => 10558602 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2020-02-11 [patent_title] => Transmit byte enable information over a data bus [patent_app_type] => utility [patent_app_number] => 16/130748 [patent_app_country] => US [patent_app_date] => 2018-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 16 [patent_no_of_words] => 13094 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16130748 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 15313347 [patent_doc_number] => 10521379 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2019-12-31 [patent_title] => Systems and methods for I/O prioritization in nvme-compliant storage devices [patent_app_type] => utility [patent_app_number] => 16/131002 [patent_app_country] => US [patent_app_date] => 2018-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4637 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 267 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16131002 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13785479 [patent_doc_number] => 20190006278 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-01-03 [patent_title] => SEMICONDUCTOR DEVICE [patent_app_type] => utility [patent_app_number] => 16/126931 [patent_app_country] => US [patent_app_date] => 2018-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 17791 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -15 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16126931 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 16423904 [patent_doc_number] => 20200349102 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2020-11-05 [patent_title] => MIPI D-PHY CIRCUIT [patent_app_type] => utility [patent_app_number] => 16/957745 [patent_app_country] => US [patent_app_date] => 2018-08-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2815 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -9 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16957745 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13611293 [patent_doc_number] => 20180357196 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-12-13 [patent_title] => PROGRAMMING INTERFACE OPERATIONS IN A PORT IN COMMUNICATION WITH A DRIVER FOR REINITIALIZATION OF STORAGE CONTROLLER ELEMENTS [patent_app_type] => utility [patent_app_number] => 16/105820 [patent_app_country] => US [patent_app_date] => 2018-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8399 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -15 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16105820 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13961265 [patent_doc_number] => 20190056977 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-02-21 [patent_title] => BRIDGING CIRCUIT AND CONTROL SYSTEM FOR AUTOMATIC CONTROL OF FLUID DISPENSERS, ARTICLE DISPENSERS, AND RELATED SYSTEMS [patent_app_type] => utility [patent_app_number] => 16/104492 [patent_app_country] => US [patent_app_date] => 2018-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 14090 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -13 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16104492 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19152591 [patent_doc_number] => 11977502 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-05-07 [patent_title] => Universal ethernet solution [patent_app_type] => utility [patent_app_number] => 16/056210 [patent_app_country] => US [patent_app_date] => 2018-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 17 [patent_no_of_words] => 6854 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 236 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16056210 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 17114169 [patent_doc_number] => 20210294766 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2021-09-23 [patent_title] => TERMINAL AND TYPE C INTERFACE ANTI-CORROSION METHOD [patent_app_type] => utility [patent_app_number] => 17/261961 [patent_app_country] => US [patent_app_date] => 2018-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 12788 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17261961 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 15236795 [patent_doc_number] => 10506139 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2019-12-10 [patent_title] => Reconfigurable pin-to-pin interface capable of supporting different lane combinations and/or different physical layers and associated method [patent_app_type] => utility [patent_app_number] => 16/027263 [patent_app_country] => US [patent_app_date] => 2018-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 10755 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 206 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16027263 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 15297067 [patent_doc_number] => 20190391669 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-12-26 [patent_title] => APPARATUS AND METHOD FOR DETECTING ACTUATION OF A SWITCH [patent_app_type] => utility [patent_app_number] => 16/015111 [patent_app_country] => US [patent_app_date] => 2018-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2744 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -5 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16015111 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 16849082 [patent_doc_number] => 20210149827 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2021-05-20 [patent_title] => APPARATUS AND METHOD FOR PACKING A BIT STREAM [patent_app_type] => utility [patent_app_number] => 16/625400 [patent_app_country] => US [patent_app_date] => 2018-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7183 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -11 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16625400 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13484947 [patent_doc_number] => 20180294016 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-10-11 [patent_title] => TWO PIN SERIAL BUS COMMUNICATION INTERFACE AND PROCESS [patent_app_type] => utility [patent_app_number] => 16/003780 [patent_app_country] => US [patent_app_date] => 2018-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 15328 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -6 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16003780 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 16849087 [patent_doc_number] => 20210149832 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2021-05-20 [patent_title] => ROUTE DEMULTIPLEXED SIGNAL PAIRS [patent_app_type] => utility [patent_app_number] => 17/043793 [patent_app_country] => US [patent_app_date] => 2018-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3716 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -12 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17043793 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 15213999 [patent_doc_number] => 20190369686 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-12-05 [patent_title] => SERIES CIRCUIT AND COMPUTING DEVICE [patent_app_type] => utility [patent_app_number] => 15/993124 [patent_app_country] => US [patent_app_date] => 2018-05-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4289 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15993124 [rel_patent_id] =>[rel_patent_doc_number] =>)