
Aurangzeb Hassan
Examiner (ID: 18198, Phone: (571)272-8625 , Office: P/2184 )
| Most Active Art Unit | 2184 |
| Art Unit(s) | 2182, 2184 |
| Total Applications | 858 |
| Issued Applications | 624 |
| Pending Applications | 78 |
| Abandoned Applications | 179 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9129994
[patent_doc_number] => 08577950
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-11-05
[patent_title] => 'Matrix multiplication operations with data pre-conditioning in a high performance computing architecture'
[patent_app_type] => utility
[patent_app_number] => 12/542255
[patent_app_country] => US
[patent_app_date] => 2009-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 23
[patent_no_of_words] => 18607
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12542255
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/542255 | Matrix multiplication operations with data pre-conditioning in a high performance computing architecture | Aug 16, 2009 | Issued |
Array
(
[id] => 9301999
[patent_doc_number] => 08650240
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-02-11
[patent_title] => 'Complex matrix multiplication operations with data pre-conditioning in a high performance computing architecture'
[patent_app_type] => utility
[patent_app_number] => 12/542324
[patent_app_country] => US
[patent_app_date] => 2009-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 31
[patent_no_of_words] => 21514
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12542324
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/542324 | Complex matrix multiplication operations with data pre-conditioning in a high performance computing architecture | Aug 16, 2009 | Issued |
Array
(
[id] => 5932140
[patent_doc_number] => 20110040818
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-02-17
[patent_title] => 'DISCRETE TIME LOWPASS FILTER'
[patent_app_type] => utility
[patent_app_number] => 12/541834
[patent_app_country] => US
[patent_app_date] => 2009-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 9252
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0040/20110040818.pdf
[firstpage_image] =>[orig_patent_app_number] => 12541834
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/541834 | Discrete time lowpass filter | Aug 13, 2009 | Issued |
Array
(
[id] => 11267030
[patent_doc_number] => 09491346
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-08
[patent_title] => 'Image acquisition system'
[patent_app_type] => utility
[patent_app_number] => 12/533482
[patent_app_country] => US
[patent_app_date] => 2009-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 14104
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12533482
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/533482 | Image acquisition system | Jul 30, 2009 | Issued |
Array
(
[id] => 5375832
[patent_doc_number] => 20090313393
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-17
[patent_title] => 'METHOD OF INCREASING EFFICIENCY OF END POINT MEMORY IN USB DEVICES'
[patent_app_type] => utility
[patent_app_number] => 12/484297
[patent_app_country] => US
[patent_app_date] => 2009-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3115
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0313/20090313393.pdf
[firstpage_image] =>[orig_patent_app_number] => 12484297
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/484297 | METHOD OF INCREASING EFFICIENCY OF END POINT MEMORY IN USB DEVICES | Jun 14, 2009 | Abandoned |
Array
(
[id] => 6395638
[patent_doc_number] => 20100318696
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-16
[patent_title] => 'INPUT FOR KEYBOARDS IN DEVICES'
[patent_app_type] => utility
[patent_app_number] => 12/484327
[patent_app_country] => US
[patent_app_date] => 2009-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6712
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0318/20100318696.pdf
[firstpage_image] =>[orig_patent_app_number] => 12484327
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/484327 | INPUT FOR KEYBOARDS IN DEVICES | Jun 14, 2009 | Abandoned |
Array
(
[id] => 6614324
[patent_doc_number] => 20100293213
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-11-18
[patent_title] => 'Method and apparatus for approximating a function'
[patent_app_type] => utility
[patent_app_number] => 12/454229
[patent_app_country] => US
[patent_app_date] => 2009-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 10006
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0293/20100293213.pdf
[firstpage_image] =>[orig_patent_app_number] => 12454229
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/454229 | Method and apparatus for approximating a function | May 13, 2009 | Abandoned |
Array
(
[id] => 6615681
[patent_doc_number] => 20100293309
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-11-18
[patent_title] => 'Production Tool For Low-Level Format Of A Storage Device'
[patent_app_type] => utility
[patent_app_number] => 12/465552
[patent_app_country] => US
[patent_app_date] => 2009-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 2985
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0293/20100293309.pdf
[firstpage_image] =>[orig_patent_app_number] => 12465552
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/465552 | Production Tool For Low-Level Format Of A Storage Device | May 12, 2009 | Abandoned |
Array
(
[id] => 9847547
[patent_doc_number] => 08949480
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-03
[patent_title] => 'Method and system for testing safety automation logic of a manufacturing cell'
[patent_app_type] => utility
[patent_app_number] => 12/463579
[patent_app_country] => US
[patent_app_date] => 2009-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 4612
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12463579
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/463579 | Method and system for testing safety automation logic of a manufacturing cell | May 10, 2009 | Issued |
Array
(
[id] => 9314703
[patent_doc_number] => 08655937
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-02-18
[patent_title] => 'High precision integer division using low precision hardware operations and rounding techniques'
[patent_app_type] => utility
[patent_app_number] => 12/432064
[patent_app_country] => US
[patent_app_date] => 2009-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5689
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12432064
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/432064 | High precision integer division using low precision hardware operations and rounding techniques | Apr 28, 2009 | Issued |
Array
(
[id] => 5497377
[patent_doc_number] => 20090265405
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-10-22
[patent_title] => 'Adder for Obtaining Maximum Accumulated Value of Correlation for Mode Detection in Communication System and Adding Method Using the Adder'
[patent_app_type] => utility
[patent_app_number] => 12/427647
[patent_app_country] => US
[patent_app_date] => 2009-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5480
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0265/20090265405.pdf
[firstpage_image] =>[orig_patent_app_number] => 12427647
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/427647 | Adder for Obtaining Maximum Accumulated Value of Correlation for Mode Detection in Communication System and Adding Method Using the Adder | Apr 20, 2009 | Abandoned |
Array
(
[id] => 6240677
[patent_doc_number] => 20100268855
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-10-21
[patent_title] => 'ETHERNET PORT ON A CONTROLLER FOR MANAGEMENT OF DIRECT-ATTACHED STORAGE SUBSYSTEMS FROM A MANAGEMENT CONSOLE'
[patent_app_type] => utility
[patent_app_number] => 12/424550
[patent_app_country] => US
[patent_app_date] => 2009-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2293
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0268/20100268855.pdf
[firstpage_image] =>[orig_patent_app_number] => 12424550
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/424550 | ETHERNET PORT ON A CONTROLLER FOR MANAGEMENT OF DIRECT-ATTACHED STORAGE SUBSYSTEMS FROM A MANAGEMENT CONSOLE | Apr 15, 2009 | Abandoned |
Array
(
[id] => 6073439
[patent_doc_number] => 20110047305
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-02-24
[patent_title] => 'APPARATUS AND METHOD FOR SECURING DATA OF USB DEVICES'
[patent_app_type] => utility
[patent_app_number] => 12/988030
[patent_app_country] => US
[patent_app_date] => 2009-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3926
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0047/20110047305.pdf
[firstpage_image] =>[orig_patent_app_number] => 12988030
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/988030 | Apparatus and method for securing data of USB devices | Apr 13, 2009 | Issued |
Array
(
[id] => 6530800
[patent_doc_number] => 20100262643
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-10-14
[patent_title] => 'COMPUTING MINIMAL POLYNOMIALS'
[patent_app_type] => utility
[patent_app_number] => 12/422315
[patent_app_country] => US
[patent_app_date] => 2009-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4038
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0262/20100262643.pdf
[firstpage_image] =>[orig_patent_app_number] => 12422315
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/422315 | Computing minimal polynomials | Apr 12, 2009 | Issued |
Array
(
[id] => 5467330
[patent_doc_number] => 20090327530
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-31
[patent_title] => 'USB DEVICE AND METHOD FOR RECOGNIZING USB MODE OF THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/421857
[patent_app_country] => US
[patent_app_date] => 2009-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4277
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0327/20090327530.pdf
[firstpage_image] =>[orig_patent_app_number] => 12421857
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/421857 | USB DEVICE AND METHOD FOR RECOGNIZING USB MODE OF THE SAME | Apr 9, 2009 | Abandoned |
Array
(
[id] => 6531949
[patent_doc_number] => 20100262722
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-10-14
[patent_title] => 'Dynamic Assignment of Graphics Processing Unit to a Virtual Machine'
[patent_app_type] => utility
[patent_app_number] => 12/422066
[patent_app_country] => US
[patent_app_date] => 2009-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5083
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0262/20100262722.pdf
[firstpage_image] =>[orig_patent_app_number] => 12422066
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/422066 | Dynamic Assignment of Graphics Processing Unit to a Virtual Machine | Apr 9, 2009 | Abandoned |
Array
(
[id] => 5470649
[patent_doc_number] => 20090243815
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-10-01
[patent_title] => 'Electronic Communication Devices and Methods'
[patent_app_type] => utility
[patent_app_number] => 12/418603
[patent_app_country] => US
[patent_app_date] => 2009-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6916
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0243/20090243815.pdf
[firstpage_image] =>[orig_patent_app_number] => 12418603
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/418603 | Electronic Communication Devices and Methods | Apr 4, 2009 | Abandoned |
Array
(
[id] => 11179562
[patent_doc_number] => 09411554
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-08-09
[patent_title] => 'Signed multiplier circuit utilizing a uniform array of logic blocks'
[patent_app_type] => utility
[patent_app_number] => 12/417046
[patent_app_country] => US
[patent_app_date] => 2009-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 51
[patent_figures_cnt] => 81
[patent_no_of_words] => 33656
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12417046
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/417046 | Signed multiplier circuit utilizing a uniform array of logic blocks | Apr 1, 2009 | Issued |
Array
(
[id] => 9430708
[patent_doc_number] => 08706793
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-04-22
[patent_title] => 'Multiplier circuits with optional shift function'
[patent_app_type] => utility
[patent_app_number] => 12/417010
[patent_app_country] => US
[patent_app_date] => 2009-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 51
[patent_figures_cnt] => 81
[patent_no_of_words] => 33145
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12417010
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/417010 | Multiplier circuits with optional shift function | Apr 1, 2009 | Issued |
Array
(
[id] => 9012255
[patent_doc_number] => 08527572
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-09-03
[patent_title] => 'Multiplier architecture utilizing a uniform array of logic blocks, and methods of using the same'
[patent_app_type] => utility
[patent_app_number] => 12/417007
[patent_app_country] => US
[patent_app_date] => 2009-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 51
[patent_figures_cnt] => 81
[patent_no_of_words] => 33526
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 357
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12417007
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/417007 | Multiplier architecture utilizing a uniform array of logic blocks, and methods of using the same | Apr 1, 2009 | Issued |