
Austin Murata
Examiner (ID: 10394, Phone: (571)270-5596 , Office: P/1712 )
| Most Active Art Unit | 1712 |
| Art Unit(s) | 1712, 1792 |
| Total Applications | 853 |
| Issued Applications | 467 |
| Pending Applications | 93 |
| Abandoned Applications | 315 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16285310
[patent_doc_number] => 20200278912
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-03
[patent_title] => SIGNAL PROTECTION
[patent_app_type] => utility
[patent_app_number] => 16/877243
[patent_app_country] => US
[patent_app_date] => 2020-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3199
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16877243
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/877243 | Signal protection | May 17, 2020 | Issued |
| 16/871917 | Threshold-Based Min-Sum Algorithm to Lower the Error Floors of Quantized Low-Density Parity-Check Decoders | May 10, 2020 | Abandoned |
Array
(
[id] => 17195884
[patent_doc_number] => 11164649
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-11-02
[patent_title] => Test method for memory device
[patent_app_type] => utility
[patent_app_number] => 16/853724
[patent_app_country] => US
[patent_app_date] => 2020-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 3260
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16853724
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/853724 | Test method for memory device | Apr 19, 2020 | Issued |
Array
(
[id] => 18380516
[patent_doc_number] => 20230155606
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-18
[patent_title] => COMMUNICATION METHOD AND DEVICE USING RECURRENT DECODING ITERATIONS FOR POLAR CODES
[patent_app_type] => utility
[patent_app_number] => 17/917028
[patent_app_country] => US
[patent_app_date] => 2020-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13767
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17917028
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/917028 | Communication method and device using recurrent decoding iterations for polar codes | Apr 13, 2020 | Issued |
Array
(
[id] => 17078641
[patent_doc_number] => 11115063
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-07
[patent_title] => Flash memory controller, storage device and reading method
[patent_app_type] => utility
[patent_app_number] => 16/835863
[patent_app_country] => US
[patent_app_date] => 2020-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 5624
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 292
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16835863
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/835863 | Flash memory controller, storage device and reading method | Mar 30, 2020 | Issued |
Array
(
[id] => 18137755
[patent_doc_number] => 11563450
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-01-24
[patent_title] => System and method for high reliability fast RAID decoding for NAND flash memories
[patent_app_type] => utility
[patent_app_number] => 16/818969
[patent_app_country] => US
[patent_app_date] => 2020-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 15
[patent_no_of_words] => 12497
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16818969
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/818969 | System and method for high reliability fast RAID decoding for NAND flash memories | Mar 12, 2020 | Issued |
Array
(
[id] => 16022887
[patent_doc_number] => 20200186287
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-11
[patent_title] => APPARATUS AND METHOD FOR SENDING AND RECEIVING BROADCAST SIGNALS
[patent_app_type] => utility
[patent_app_number] => 16/789745
[patent_app_country] => US
[patent_app_date] => 2020-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 26572
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16789745
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/789745 | Apparatus and method for sending and receiving broadcast signals | Feb 12, 2020 | Issued |
Array
(
[id] => 17024158
[patent_doc_number] => 20210248029
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-12
[patent_title] => HANDLING ASYNCHRONOUS MEMORY ERRORS ON KERNEL TEXT
[patent_app_type] => utility
[patent_app_number] => 16/788501
[patent_app_country] => US
[patent_app_date] => 2020-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7122
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16788501
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/788501 | Handling asynchronous memory errors on kernel text | Feb 11, 2020 | Issued |
Array
(
[id] => 15842729
[patent_doc_number] => 20200136647
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-30
[patent_title] => TRANSMITTER AND PARITY PERMUTATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/727442
[patent_app_country] => US
[patent_app_date] => 2019-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 31601
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -2
[patent_words_short_claim] => 268
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16727442
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/727442 | Transmitter and parity permutation method thereof | Dec 25, 2019 | Issued |
Array
(
[id] => 15804607
[patent_doc_number] => 20200125446
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-23
[patent_title] => Error Correcting Code Circuitry Compatible with Multi-Width Interfaces
[patent_app_type] => utility
[patent_app_number] => 16/723910
[patent_app_country] => US
[patent_app_date] => 2019-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11395
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16723910
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/723910 | Error correcting code circuitry compatible with multi-width interfaces | Dec 19, 2019 | Issued |
Array
(
[id] => 15804605
[patent_doc_number] => 20200125445
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-23
[patent_title] => ELECTRONIC DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/723908
[patent_app_country] => US
[patent_app_date] => 2019-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12509
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16723908
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/723908 | Electronic devices | Dec 19, 2019 | Issued |
Array
(
[id] => 17918749
[patent_doc_number] => 20220321145
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-06
[patent_title] => Information Processing Method and Device and Computer Storage Medium
[patent_app_type] => utility
[patent_app_number] => 17/413089
[patent_app_country] => US
[patent_app_date] => 2019-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13434
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17413089
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/413089 | Information processing method and device and computer storage medium | Dec 11, 2019 | Issued |
Array
(
[id] => 17360604
[patent_doc_number] => 20220021400
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-20
[patent_title] => ITERATIVE DECODER FOR DECODING A CODE COMPOSED OF AT LEAST TWO CONSTRAINT NODES
[patent_app_type] => utility
[patent_app_number] => 17/299461
[patent_app_country] => US
[patent_app_date] => 2019-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10386
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 418
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17299461
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/299461 | ITERATIVE DECODER FOR DECODING A CODE COMPOSED OF AT LEAST TWO CONSTRAINT NODES | Dec 2, 2019 | Abandoned |
Array
(
[id] => 15689465
[patent_doc_number] => 20200099396
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-26
[patent_title] => DATA PROCESSING APPARATUS AND DATA PROCESSING METHOD
[patent_app_type] => utility
[patent_app_number] => 16/696746
[patent_app_country] => US
[patent_app_date] => 2019-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 52422
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 770
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16696746
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/696746 | Data processing apparatus and data processing method | Nov 25, 2019 | Issued |
Array
(
[id] => 17381826
[patent_doc_number] => 11239861
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-01
[patent_title] => Transmitter and parity permutation method thereof
[patent_app_type] => utility
[patent_app_number] => 16/680886
[patent_app_country] => US
[patent_app_date] => 2019-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 32553
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 243
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16680886
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/680886 | Transmitter and parity permutation method thereof | Nov 11, 2019 | Issued |
Array
(
[id] => 17152249
[patent_doc_number] => 11145336
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-12
[patent_title] => Program pulse control using environmental parameters
[patent_app_type] => utility
[patent_app_number] => 16/669244
[patent_app_country] => US
[patent_app_date] => 2019-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7049
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16669244
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/669244 | Program pulse control using environmental parameters | Oct 29, 2019 | Issued |
Array
(
[id] => 17137476
[patent_doc_number] => 11139041
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-05
[patent_title] => Stacked semiconductor device and test method thereof
[patent_app_type] => utility
[patent_app_number] => 16/668129
[patent_app_country] => US
[patent_app_date] => 2019-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 12302
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16668129
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/668129 | Stacked semiconductor device and test method thereof | Oct 29, 2019 | Issued |
Array
(
[id] => 15998113
[patent_doc_number] => 20200174927
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-04
[patent_title] => METHOD FOR MANAGING THE MEMORY SPACE OF A MEMORY DEVICE AND CORRESPONDING SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/669184
[patent_app_country] => US
[patent_app_date] => 2019-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4271
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16669184
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/669184 | Method for managing the memory space of a memory device and corresponding system | Oct 29, 2019 | Issued |
Array
(
[id] => 16363209
[patent_doc_number] => 20200319960
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-08
[patent_title] => SEMICONDUCTOR MEMORY DEVICE, AND MEMORY SYSTEM HAVING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/668090
[patent_app_country] => US
[patent_app_date] => 2019-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8335
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16668090
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/668090 | Semiconductor memory device, and memory system having the same | Oct 29, 2019 | Issued |
Array
(
[id] => 17408960
[patent_doc_number] => 11249844
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-15
[patent_title] => Memory system and memory module
[patent_app_type] => utility
[patent_app_number] => 16/668740
[patent_app_country] => US
[patent_app_date] => 2019-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3269
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16668740
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/668740 | Memory system and memory module | Oct 29, 2019 | Issued |