
Awat M. Salih
Examiner (ID: 18788, Phone: (571)270-5601 , Office: P/2845 )
| Most Active Art Unit | 2845 |
| Art Unit(s) | 2845 |
| Total Applications | 569 |
| Issued Applications | 470 |
| Pending Applications | 50 |
| Abandoned Applications | 69 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17196136
[patent_doc_number] => 11164903
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-02
[patent_title] => Image sensor with pad structure
[patent_app_type] => utility
[patent_app_number] => 16/422271
[patent_app_country] => US
[patent_app_date] => 2019-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 6746
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16422271
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/422271 | Image sensor with pad structure | May 23, 2019 | Issued |
Array
(
[id] => 16471770
[patent_doc_number] => 20200373308
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-26
[patent_title] => SEMICONDUCTOR DEVICE WITH CONDUCTIVE CAP LAYER OVER CONDUCTIVE PLUG AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/422608
[patent_app_country] => US
[patent_app_date] => 2019-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6696
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16422608
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/422608 | Semiconductor device with conductive cap layer over conductive plug and method for forming the same | May 23, 2019 | Issued |
Array
(
[id] => 16471778
[patent_doc_number] => 20200373316
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-26
[patent_title] => Integrated Assemblies Having Conductive Posts Extending Through Stacks of Alternating Materials
[patent_app_type] => utility
[patent_app_number] => 16/422150
[patent_app_country] => US
[patent_app_date] => 2019-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7719
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16422150
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/422150 | Integrated assemblies having conductive posts extending through stacks of alternating materials | May 23, 2019 | Issued |
Array
(
[id] => 17668301
[patent_doc_number] => 11362005
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-14
[patent_title] => Semiconductor structure and fabrication method
[patent_app_type] => utility
[patent_app_number] => 16/421756
[patent_app_country] => US
[patent_app_date] => 2019-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 5683
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 297
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16421756
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/421756 | Semiconductor structure and fabrication method | May 23, 2019 | Issued |
Array
(
[id] => 15332471
[patent_doc_number] => 20200006565
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-02
[patent_title] => FinFET Device and Method of Forming Same
[patent_app_type] => utility
[patent_app_number] => 16/421744
[patent_app_country] => US
[patent_app_date] => 2019-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11834
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16421744
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/421744 | FinFET device and method of forming same | May 23, 2019 | Issued |
Array
(
[id] => 15442749
[patent_doc_number] => 20200035558
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-30
[patent_title] => TRANSISTOR DEVICE AND RELATED METHODS
[patent_app_type] => utility
[patent_app_number] => 16/422559
[patent_app_country] => US
[patent_app_date] => 2019-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9476
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16422559
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/422559 | Transistor device and related methods | May 23, 2019 | Issued |
Array
(
[id] => 14813077
[patent_doc_number] => 20190273148
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-05
[patent_title] => FIELD-EFFECT TRANSISTORS WITH FINS FORMED BY A DAMASCENE-LIKE PROCESS
[patent_app_type] => utility
[patent_app_number] => 16/415519
[patent_app_country] => US
[patent_app_date] => 2019-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5176
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16415519
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/415519 | FIELD-EFFECT TRANSISTORS WITH FINS FORMED BY A DAMASCENE-LIKE PROCESS | May 16, 2019 | Abandoned |
Array
(
[id] => 14785237
[patent_doc_number] => 20190267516
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-29
[patent_title] => THIN FILM LIGHT EMITTING DIODE
[patent_app_type] => utility
[patent_app_number] => 16/405758
[patent_app_country] => US
[patent_app_date] => 2019-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4044
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16405758
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/405758 | Thin film light emitting diode | May 6, 2019 | Issued |
Array
(
[id] => 16448304
[patent_doc_number] => 10840235
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-17
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/397195
[patent_app_country] => US
[patent_app_date] => 2019-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 5148
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 323
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16397195
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/397195 | Semiconductor device | Apr 28, 2019 | Issued |
Array
(
[id] => 16356641
[patent_doc_number] => 10797159
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-06
[patent_title] => Poly finger fabrication for HCI degradation improvement of ultra-low-Ron EDNMOS
[patent_app_type] => utility
[patent_app_number] => 16/396305
[patent_app_country] => US
[patent_app_date] => 2019-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3047
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16396305
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/396305 | Poly finger fabrication for HCI degradation improvement of ultra-low-Ron EDNMOS | Apr 25, 2019 | Issued |
Array
(
[id] => 16684449
[patent_doc_number] => 10943940
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-09
[patent_title] => Image sensor comprising reflective guide layer and method of forming the same
[patent_app_type] => utility
[patent_app_number] => 16/390126
[patent_app_country] => US
[patent_app_date] => 2019-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 24
[patent_no_of_words] => 6658
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16390126
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/390126 | Image sensor comprising reflective guide layer and method of forming the same | Apr 21, 2019 | Issued |
Array
(
[id] => 15873761
[patent_doc_number] => 20200144284
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-07
[patent_title] => VERTICAL-TYPE MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/359009
[patent_app_country] => US
[patent_app_date] => 2019-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8123
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16359009
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/359009 | Vertical-type memory device | Mar 19, 2019 | Issued |
Array
(
[id] => 17122167
[patent_doc_number] => 11133311
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-28
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/358989
[patent_app_country] => US
[patent_app_date] => 2019-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 17
[patent_no_of_words] => 6054
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16358989
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/358989 | Semiconductor device | Mar 19, 2019 | Issued |
Array
(
[id] => 17410144
[patent_doc_number] => 11251041
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-15
[patent_title] => Substrate, integrated circuit device including the substrate, and method of manufacturing the integrated circuit device
[patent_app_type] => utility
[patent_app_number] => 16/292566
[patent_app_country] => US
[patent_app_date] => 2019-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 22
[patent_no_of_words] => 6034
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16292566
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/292566 | Substrate, integrated circuit device including the substrate, and method of manufacturing the integrated circuit device | Mar 4, 2019 | Issued |
Array
(
[id] => 14843487
[patent_doc_number] => 20190280144
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-12
[patent_title] => VERTICAL PHOTODIODE
[patent_app_type] => utility
[patent_app_number] => 16/292525
[patent_app_country] => US
[patent_app_date] => 2019-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3387
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -25
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16292525
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/292525 | Vertical photodiode | Mar 4, 2019 | Issued |
Array
(
[id] => 17381378
[patent_doc_number] => 11239411
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-01
[patent_title] => Spin-orbit-torque magnetization rotational element, spin-orbit-torque magnetoresistance effect element, magnetic memory, and oscillator
[patent_app_type] => utility
[patent_app_number] => 16/292798
[patent_app_country] => US
[patent_app_date] => 2019-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 6892
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16292798
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/292798 | Spin-orbit-torque magnetization rotational element, spin-orbit-torque magnetoresistance effect element, magnetic memory, and oscillator | Mar 4, 2019 | Issued |
Array
(
[id] => 14875435
[patent_doc_number] => 20190287959
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-19
[patent_title] => Protection Circuit with a FET Device Coupled from a Protected Bus to Ground
[patent_app_type] => utility
[patent_app_number] => 16/292540
[patent_app_country] => US
[patent_app_date] => 2019-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4591
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16292540
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/292540 | Protection circuit with a FET device coupled from a protected bus to ground | Mar 4, 2019 | Issued |
Array
(
[id] => 16433003
[patent_doc_number] => 10833101
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-10
[patent_title] => Three-dimensional memory device with horizontal silicon channels and method of making the same
[patent_app_type] => utility
[patent_app_number] => 16/291673
[patent_app_country] => US
[patent_app_date] => 2019-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 71
[patent_figures_cnt] => 71
[patent_no_of_words] => 13195
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16291673
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/291673 | Three-dimensional memory device with horizontal silicon channels and method of making the same | Mar 3, 2019 | Issued |
Array
(
[id] => 17332433
[patent_doc_number] => 11222901
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-11
[patent_title] => Semiconductor device and method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 16/291960
[patent_app_country] => US
[patent_app_date] => 2019-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 4417
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16291960
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/291960 | Semiconductor device and method of fabricating the same | Mar 3, 2019 | Issued |
Array
(
[id] => 14810101
[patent_doc_number] => 20190271660
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-05
[patent_title] => NANOPORE FORMED THROUGH FIN BY SELF-ALIGNMENT
[patent_app_type] => utility
[patent_app_number] => 16/292139
[patent_app_country] => US
[patent_app_date] => 2019-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4291
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16292139
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/292139 | NANOPORE FORMED THROUGH FIN BY SELF-ALIGNMENT | Mar 3, 2019 | Abandoned |