
Awat M. Salih
Examiner (ID: 18788, Phone: (571)270-5601 , Office: P/2845 )
| Most Active Art Unit | 2845 |
| Art Unit(s) | 2845 |
| Total Applications | 569 |
| Issued Applications | 470 |
| Pending Applications | 50 |
| Abandoned Applications | 69 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15234279
[patent_doc_number] => 10504869
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-10
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/710619
[patent_app_country] => US
[patent_app_date] => 2017-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 30
[patent_no_of_words] => 22198
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 248
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15710619
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/710619 | Semiconductor device | Sep 19, 2017 | Issued |
Array
(
[id] => 15401339
[patent_doc_number] => 10541332
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-21
[patent_title] => Semiconductor device and method for manufacturing same
[patent_app_type] => utility
[patent_app_number] => 15/698210
[patent_app_country] => US
[patent_app_date] => 2017-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 35
[patent_no_of_words] => 20014
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15698210
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/698210 | Semiconductor device and method for manufacturing same | Sep 6, 2017 | Issued |
Array
(
[id] => 12990616
[patent_doc_number] => 20170345951
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-30
[patent_title] => High Speed Photosensitive Devices and Associated Methods
[patent_app_type] => utility
[patent_app_number] => 15/679827
[patent_app_country] => US
[patent_app_date] => 2017-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10888
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15679827
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/679827 | High speed photosensitive devices and associated methods | Aug 16, 2017 | Issued |
Array
(
[id] => 13159513
[patent_doc_number] => 10096490
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-09
[patent_title] => Semiconductor package with multiple molding routing layers and a method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/674449
[patent_app_country] => US
[patent_app_date] => 2017-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 24
[patent_no_of_words] => 5608
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 315
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15674449
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/674449 | Semiconductor package with multiple molding routing layers and a method of manufacturing the same | Aug 9, 2017 | Issued |
Array
(
[id] => 14459621
[patent_doc_number] => 10325782
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-18
[patent_title] => Semiconductor package with multiple molding routing layers and a method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/673212
[patent_app_country] => US
[patent_app_date] => 2017-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 31
[patent_no_of_words] => 6520
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 306
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15673212
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/673212 | Semiconductor package with multiple molding routing layers and a method of manufacturing the same | Aug 8, 2017 | Issued |
Array
(
[id] => 14738605
[patent_doc_number] => 10388713
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-20
[patent_title] => Organic light emitting display device
[patent_app_type] => utility
[patent_app_number] => 15/662512
[patent_app_country] => US
[patent_app_date] => 2017-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 21
[patent_no_of_words] => 15080
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 255
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15662512
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/662512 | Organic light emitting display device | Jul 27, 2017 | Issued |
Array
(
[id] => 12033910
[patent_doc_number] => 20170324009
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-09
[patent_title] => 'OPTOELECTRONIC SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 15/657399
[patent_app_country] => US
[patent_app_date] => 2017-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 34
[patent_no_of_words] => 7893
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15657399
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/657399 | OPTOELECTRONIC SYSTEM | Jul 23, 2017 | Abandoned |
Array
(
[id] => 14828245
[patent_doc_number] => 10411139
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-10
[patent_title] => Semiconductor device and method of manufacturing the semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/657136
[patent_app_country] => US
[patent_app_date] => 2017-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 35
[patent_no_of_words] => 14594
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 250
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15657136
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/657136 | Semiconductor device and method of manufacturing the semiconductor device | Jul 21, 2017 | Issued |
Array
(
[id] => 12917959
[patent_doc_number] => 20180197829
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-12
[patent_title] => THREE-DIMENSIONAL INTEGRATED CIRCUIT ASSEMBLY WITH ACTIVE INTERPOSER
[patent_app_type] => utility
[patent_app_number] => 15/656024
[patent_app_country] => US
[patent_app_date] => 2017-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4012
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15656024
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/656024 | THREE-DIMENSIONAL INTEGRATED CIRCUIT ASSEMBLY WITH ACTIVE INTERPOSER | Jul 20, 2017 | Abandoned |
Array
(
[id] => 16593904
[patent_doc_number] => 10903181
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-26
[patent_title] => Wafer level fan out semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/656654
[patent_app_country] => US
[patent_app_date] => 2017-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 17
[patent_no_of_words] => 4839
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 245
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15656654
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/656654 | Wafer level fan out semiconductor device and manufacturing method thereof | Jul 20, 2017 | Issued |
Array
(
[id] => 15580719
[patent_doc_number] => 10580753
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-03
[patent_title] => Method for manufacturing semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 15/656388
[patent_app_country] => US
[patent_app_date] => 2017-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 20
[patent_no_of_words] => 8544
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 335
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15656388
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/656388 | Method for manufacturing semiconductor devices | Jul 20, 2017 | Issued |
Array
(
[id] => 13848181
[patent_doc_number] => 20190027575
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-24
[patent_title] => SEMICONDUCTOR DEVICE WITH REDUCED GATE HEIGHT BUDGET
[patent_app_type] => utility
[patent_app_number] => 15/656542
[patent_app_country] => US
[patent_app_date] => 2017-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4757
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15656542
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/656542 | Semiconductor device with reduced gate height budget | Jul 20, 2017 | Issued |
Array
(
[id] => 13799685
[patent_doc_number] => 20190013381
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-10
[patent_title] => SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/656802
[patent_app_country] => US
[patent_app_date] => 2017-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2648
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15656802
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/656802 | Semiconductor structure and manufacturing method thereof | Jul 20, 2017 | Issued |
Array
(
[id] => 15200701
[patent_doc_number] => 10497857
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-03
[patent_title] => Semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 15/656007
[patent_app_country] => US
[patent_app_date] => 2017-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 17
[patent_no_of_words] => 8955
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15656007
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/656007 | Semiconductor devices | Jul 20, 2017 | Issued |
Array
(
[id] => 12779350
[patent_doc_number] => 20180151618
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-31
[patent_title] => IMAGE SENSOR
[patent_app_type] => utility
[patent_app_number] => 15/655957
[patent_app_country] => US
[patent_app_date] => 2017-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14906
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15655957
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/655957 | Image sensor | Jul 20, 2017 | Issued |
Array
(
[id] => 13847985
[patent_doc_number] => 20190027477
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-24
[patent_title] => Integrated Assemblies Comprising Stud-Type Capacitors
[patent_app_type] => utility
[patent_app_number] => 15/656999
[patent_app_country] => US
[patent_app_date] => 2017-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6482
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15656999
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/656999 | Integrated assemblies comprising stud-type capacitors | Jul 20, 2017 | Issued |
Array
(
[id] => 12162489
[patent_doc_number] => 20180033755
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-01
[patent_title] => 'INTEGRATED CIRCUIT CHIP AND DISPLAY DEVICE INCLUDING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/656849
[patent_app_country] => US
[patent_app_date] => 2017-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 5899
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15656849
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/656849 | INTEGRATED CIRCUIT CHIP AND DISPLAY DEVICE INCLUDING THE SAME | Jul 20, 2017 | Abandoned |
Array
(
[id] => 14430039
[patent_doc_number] => 10319834
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-11
[patent_title] => Poly finger fabrication for HCI degradation improvement of ultra-low-Ron EDNMOS
[patent_app_type] => utility
[patent_app_number] => 15/656816
[patent_app_country] => US
[patent_app_date] => 2017-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3022
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 229
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15656816
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/656816 | Poly finger fabrication for HCI degradation improvement of ultra-low-Ron EDNMOS | Jul 20, 2017 | Issued |
Array
(
[id] => 13848143
[patent_doc_number] => 20190027556
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-24
[patent_title] => SHALLOW TRENCH ISOLATION (STI) GAP FILL
[patent_app_type] => utility
[patent_app_number] => 15/656574
[patent_app_country] => US
[patent_app_date] => 2017-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4010
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15656574
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/656574 | SHALLOW TRENCH ISOLATION (STI) GAP FILL | Jul 20, 2017 | Abandoned |
Array
(
[id] => 13006351
[patent_doc_number] => 10026850
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-17
[patent_title] => Transistor and fabrication method thereof
[patent_app_type] => utility
[patent_app_number] => 15/655322
[patent_app_country] => US
[patent_app_date] => 2017-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 20
[patent_no_of_words] => 5293
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15655322
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/655322 | Transistor and fabrication method thereof | Jul 19, 2017 | Issued |