Awat M. Salih

Array ( [id] => 8797492 [patent_doc_number] => 08436363 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-05-07 [patent_title] => 'Metallic carrier for layer transfer and methods for forming the same' [patent_app_type] => utility [patent_app_number] => 13/020288 [patent_app_country] => US [patent_app_date] => 2011-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 20 [patent_no_of_words] => 6634 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13020288 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5980042 [patent_doc_number] => 20110095325 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-04-28 [patent_title] => 'OPTOELECTRONIC SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/984169 [patent_app_country] => US [patent_app_date] => 2011-01-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 4774 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0095/20110095325.pdf [firstpage_image] =>[orig_patent_app_number] => 12984169 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5985786 [patent_doc_number] => 20110097885 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-04-28 [patent_title] => 'Mosfet using gate work function engineering for switching applications' [patent_app_type] => utility [patent_app_number] => 12/928987 [patent_app_country] => US [patent_app_date] => 2010-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 3462 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0097/20110097885.pdf [firstpage_image] =>[orig_patent_app_number] => 12928987 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6208338 [patent_doc_number] => 20110133262 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-09 [patent_title] => 'Power Semiconductor Component with Plate Capacitor Structure and Edge Termination' [patent_app_type] => utility [patent_app_number] => 12/962780 [patent_app_country] => US [patent_app_date] => 2010-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7160 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0133/20110133262.pdf [firstpage_image] =>[orig_patent_app_number] => 12962780 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9530592 [patent_doc_number] => 08754468 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-06-17 [patent_title] => 'Power semiconductor component with plate capacitor structure having an edge plate electrically connected to source or drain potential' [patent_app_type] => utility [patent_app_number] => 12/962791 [patent_app_country] => US [patent_app_date] => 2010-12-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 7159 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12962791 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6137366 [patent_doc_number] => 20110127593 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-02 [patent_title] => 'PHOTOELECTRIC CONVERSION DEVICE AND ITS MANUFACTURING METHOD' [patent_app_type] => utility [patent_app_number] => 12/939568 [patent_app_country] => US [patent_app_date] => 2010-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 19925 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0127/20110127593.pdf [firstpage_image] =>[orig_patent_app_number] => 12939568 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8180071 [patent_doc_number] => 20120112246 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-10 [patent_title] => 'DEVICES HAVING REDUCED SUSCEPTIBILITY TO SOFT-ERROR EFFECTS AND METHOD FOR FABRICATION' [patent_app_type] => utility [patent_app_number] => 12/939506 [patent_app_country] => US [patent_app_date] => 2010-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4186 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0112/20120112246.pdf [firstpage_image] =>[orig_patent_app_number] => 12939506 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8180063 [patent_doc_number] => 20120112243 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-10 [patent_title] => 'Bipolar and FET Device Structure' [patent_app_type] => utility [patent_app_number] => 12/939474 [patent_app_country] => US [patent_app_date] => 2010-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3469 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0112/20120112243.pdf [firstpage_image] =>[orig_patent_app_number] => 12939474 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6208396 [patent_doc_number] => 20110133314 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-09 [patent_title] => 'METHOD FOR PRODUCING A SEMICONDUCTOR WAFER' [patent_app_type] => utility [patent_app_number] => 12/939324 [patent_app_country] => US [patent_app_date] => 2010-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3757 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0133/20110133314.pdf [firstpage_image] =>[orig_patent_app_number] => 12939324 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8180000 [patent_doc_number] => 20120112206 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-10 [patent_title] => 'ASYMMETRIC HETERO-STRUCTURE FET AND METHOD OF MANUFACTURE' [patent_app_type] => utility [patent_app_number] => 12/939462 [patent_app_country] => US [patent_app_date] => 2010-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4270 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0112/20120112206.pdf [firstpage_image] =>[orig_patent_app_number] => 12939462 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5932574 [patent_doc_number] => 20110210447 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-09-01 [patent_title] => 'CONTACT ELEMENTS OF SEMICONDUCTOR DEVICES COMPRISING A CONTINUOUS TRANSITION TO METAL LINES OF A METALLIZATION LAYER' [patent_app_type] => utility [patent_app_number] => 12/939523 [patent_app_country] => US [patent_app_date] => 2010-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6901 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0210/20110210447.pdf [firstpage_image] =>[orig_patent_app_number] => 12939523 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8180021 [patent_doc_number] => 20120112218 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-10 [patent_title] => 'Light Emitting Diode with Polarized Light Emission' [patent_app_type] => utility [patent_app_number] => 12/939322 [patent_app_country] => US [patent_app_date] => 2010-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3982 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0112/20120112218.pdf [firstpage_image] =>[orig_patent_app_number] => 12939322 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10888665 [patent_doc_number] => 08912661 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-12-16 [patent_title] => 'Stacked die assembly having reduced stress electrical interconnects' [patent_app_type] => utility [patent_app_number] => 12/939524 [patent_app_country] => US [patent_app_date] => 2010-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 24 [patent_no_of_words] => 10255 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12939524 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10004120 [patent_doc_number] => 09048218 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-06-02 [patent_title] => 'Semiconductor device with buried gates and method for fabricating the same' [patent_app_type] => utility [patent_app_number] => 12/939534 [patent_app_country] => US [patent_app_date] => 2010-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 3256 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12939534 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5940834 [patent_doc_number] => 20110101454 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-05-05 [patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR PRODUCING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/939273 [patent_app_country] => US [patent_app_date] => 2010-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 22 [patent_no_of_words] => 13750 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0101/20110101454.pdf [firstpage_image] =>[orig_patent_app_number] => 12939273 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6074918 [patent_doc_number] => 20110140069 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-06-16 [patent_title] => 'NONVOLATILE SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR PRODUCING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/939640 [patent_app_country] => US [patent_app_date] => 2010-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 40 [patent_figures_cnt] => 40 [patent_no_of_words] => 12984 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0140/20110140069.pdf [firstpage_image] =>[orig_patent_app_number] => 12939640 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8180239 [patent_doc_number] => 20120112345 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-10 [patent_title] => 'HIGH BANDWIDTH SEMICONDUCTOR BALL GRID ARRAY PACKAGE' [patent_app_type] => utility [patent_app_number] => 12/939659 [patent_app_country] => US [patent_app_date] => 2010-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3261 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0112/20120112345.pdf [firstpage_image] =>[orig_patent_app_number] => 12939659 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11201077 [patent_doc_number] => 09431298 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2016-08-30 [patent_title] => 'Integrated circuit chip customization using backside access' [patent_app_type] => utility [patent_app_number] => 12/939439 [patent_app_country] => US [patent_app_date] => 2010-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3907 [patent_no_of_claims] => 66 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12939439 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11876373 [patent_doc_number] => 09748154 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2017-08-29 [patent_title] => 'Wafer level fan out semiconductor device and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 12/939588 [patent_app_country] => US [patent_app_date] => 2010-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 17 [patent_no_of_words] => 4909 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 268 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12939588 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9020366 [patent_doc_number] => 08530351 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-09-10 [patent_title] => 'Semiconductor package and fabrication method' [patent_app_type] => utility [patent_app_number] => 12/905540 [patent_app_country] => US [patent_app_date] => 2010-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 66 [patent_no_of_words] => 11998 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 185 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12905540 [rel_patent_id] =>[rel_patent_doc_number] =>)