
Awat M. Salih
Examiner (ID: 18788, Phone: (571)270-5601 , Office: P/2845 )
| Most Active Art Unit | 2845 |
| Art Unit(s) | 2845 |
| Total Applications | 569 |
| Issued Applications | 470 |
| Pending Applications | 50 |
| Abandoned Applications | 69 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6320583
[patent_doc_number] => 20100244039
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-30
[patent_title] => 'PIXEL STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 12/815394
[patent_app_country] => US
[patent_app_date] => 2010-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 3290
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0244/20100244039.pdf
[firstpage_image] =>[orig_patent_app_number] => 12815394
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/815394 | Pixel structure | Jun 13, 2010 | Issued |
Array
(
[id] => 6478222
[patent_doc_number] => 20100213506
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-08-26
[patent_title] => 'COMPONENT ARRANGEMENT INCLUDING A MOS TRANSISTOR HAVING A FIELD ELECTRODE'
[patent_app_type] => utility
[patent_app_number] => 12/773580
[patent_app_country] => US
[patent_app_date] => 2010-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6172
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0213/20100213506.pdf
[firstpage_image] =>[orig_patent_app_number] => 12773580
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/773580 | Component arrangement including a MOS transistor having a field electrode | May 3, 2010 | Issued |
Array
(
[id] => 4485675
[patent_doc_number] => 07883955
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-02-08
[patent_title] => 'Gate dielectric/isolation structure formation in high/low voltage regions of semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/755320
[patent_app_country] => US
[patent_app_date] => 2010-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 17
[patent_no_of_words] => 5937
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/883/07883955.pdf
[firstpage_image] =>[orig_patent_app_number] => 12755320
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/755320 | Gate dielectric/isolation structure formation in high/low voltage regions of semiconductor device | Apr 5, 2010 | Issued |
Array
(
[id] => 9047317
[patent_doc_number] => 08541871
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-09-24
[patent_title] => 'Multilayered lead frame for a semiconductor light-emitting device'
[patent_app_type] => utility
[patent_app_number] => 12/716938
[patent_app_country] => US
[patent_app_date] => 2010-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2935
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12716938
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/716938 | Multilayered lead frame for a semiconductor light-emitting device | Mar 2, 2010 | Issued |
Array
(
[id] => 9047317
[patent_doc_number] => 08541871
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-09-24
[patent_title] => 'Multilayered lead frame for a semiconductor light-emitting device'
[patent_app_type] => utility
[patent_app_number] => 12/716938
[patent_app_country] => US
[patent_app_date] => 2010-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2935
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12716938
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/716938 | Multilayered lead frame for a semiconductor light-emitting device | Mar 2, 2010 | Issued |
Array
(
[id] => 6320521
[patent_doc_number] => 20100244019
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-30
[patent_title] => 'Metal Oxide Semiconductor Films, Structures and Methods'
[patent_app_type] => utility
[patent_app_number] => 12/711696
[patent_app_country] => US
[patent_app_date] => 2010-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 6697
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 13
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0244/20100244019.pdf
[firstpage_image] =>[orig_patent_app_number] => 12711696
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/711696 | Metal Oxide Semiconductor Films, Structures and Methods | Feb 23, 2010 | Abandoned |
Array
(
[id] => 6421262
[patent_doc_number] => 20100142266
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-10
[patent_title] => 'VERTICAL FIELD-EFFECT TRANSISTOR'
[patent_app_type] => utility
[patent_app_number] => 12/704287
[patent_app_country] => US
[patent_app_date] => 2010-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5790
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0142/20100142266.pdf
[firstpage_image] =>[orig_patent_app_number] => 12704287
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/704287 | Vertical field-effect transistor | Feb 10, 2010 | Issued |
Array
(
[id] => 6247771
[patent_doc_number] => 20100136800
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-03
[patent_title] => 'ON-CHIP COOLING SYSTEMS FOR INTEGRATED CIRCUITS'
[patent_app_type] => utility
[patent_app_number] => 12/698370
[patent_app_country] => US
[patent_app_date] => 2010-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3527
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0136/20100136800.pdf
[firstpage_image] =>[orig_patent_app_number] => 12698370
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/698370 | On-chip cooling systems for integrated circuits | Feb 1, 2010 | Issued |
Array
(
[id] => 7506529
[patent_doc_number] => 20110253990
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-10-20
[patent_title] => 'ORGANIC ELECTROLUMINESCENCE DEVICE AND PRODUCTION METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/142083
[patent_app_country] => US
[patent_app_date] => 2010-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11992
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0253/20110253990.pdf
[firstpage_image] =>[orig_patent_app_number] => 13142083
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/142083 | Organic electroluminescence device and production method thereof | Jan 13, 2010 | Issued |
Array
(
[id] => 7508645
[patent_doc_number] => 20110255294
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-10-20
[patent_title] => 'SEMICONDUCTOR LIGHT EMITTING DEVICE AND METHOD FOR MANUFACTURING SEMICONDUCTOR LIGHT EMITTING DEVICE, AND LAMP'
[patent_app_type] => utility
[patent_app_number] => 13/141849
[patent_app_country] => US
[patent_app_date] => 2009-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 20797
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0255/20110255294.pdf
[firstpage_image] =>[orig_patent_app_number] => 13141849
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/141849 | Semiconductor light emitting device and method for manufacturing semiconductor light emitting device, and lamp | Dec 14, 2009 | Issued |
Array
(
[id] => 7506737
[patent_doc_number] => 20110254109
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-10-20
[patent_title] => 'INTEGRATED CIRCUIT WITH SPURRIOUS ACOUSTIC MODE SUPPRESSION AND METHOD OF MANUFACTURE THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/141853
[patent_app_country] => US
[patent_app_date] => 2009-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5571
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0254/20110254109.pdf
[firstpage_image] =>[orig_patent_app_number] => 13141853
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/141853 | INTEGRATED CIRCUIT WITH SPURRIOUS ACOUSTIC MODE SUPPRESSION AND METHOD OF MANUFACTURE THEREOF | Dec 6, 2009 | Abandoned |
Array
(
[id] => 7506530
[patent_doc_number] => 20110253991
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-10-20
[patent_title] => 'ORGANIC ELECTROLUMINESCENCE DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/142259
[patent_app_country] => US
[patent_app_date] => 2009-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 12537
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0253/20110253991.pdf
[firstpage_image] =>[orig_patent_app_number] => 13142259
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/142259 | ORGANIC ELECTROLUMINESCENCE DEVICE | Nov 24, 2009 | Abandoned |
Array
(
[id] => 6529974
[patent_doc_number] => 20100043550
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-02-25
[patent_title] => 'Physical quantity sensor device and method for producing the same'
[patent_app_type] => utility
[patent_app_number] => 12/588736
[patent_app_country] => US
[patent_app_date] => 2009-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7911
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0043/20100043550.pdf
[firstpage_image] =>[orig_patent_app_number] => 12588736
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/588736 | Physical quantity sensor device and method for producing the same | Oct 26, 2009 | Issued |
Array
(
[id] => 9154051
[patent_doc_number] => 08586957
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-11-19
[patent_title] => 'Three-terminal cascade switch for controlling static power consumption in integrated circuits'
[patent_app_type] => utility
[patent_app_number] => 12/551631
[patent_app_country] => US
[patent_app_date] => 2009-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 15
[patent_no_of_words] => 5216
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12551631
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/551631 | Three-terminal cascade switch for controlling static power consumption in integrated circuits | Aug 31, 2009 | Issued |
Array
(
[id] => 5461510
[patent_doc_number] => 20090321710
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-31
[patent_title] => 'THREE-TERMINAL CASCADE SWITCH FOR CONTROLLING STATIC POWER CONSUMPTION IN INTEGRATED CIRCUITS'
[patent_app_type] => utility
[patent_app_number] => 12/551643
[patent_app_country] => US
[patent_app_date] => 2009-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5217
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0321/20090321710.pdf
[firstpage_image] =>[orig_patent_app_number] => 12551643
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/551643 | Three-terminal cascade switch for controlling static power consumption in integrated circuits | Aug 31, 2009 | Issued |
Array
(
[id] => 5367920
[patent_doc_number] => 20090305479
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-10
[patent_title] => 'CONVENTIONALLY PRINTABLE NON-VOLATILE PASSIVE MEMORY ELEMENT AND METHOD OF MAKING THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/542327
[patent_app_country] => US
[patent_app_date] => 2009-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 12524
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0305/20090305479.pdf
[firstpage_image] =>[orig_patent_app_number] => 12542327
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/542327 | CONVENTIONALLY PRINTABLE NON-VOLATILE PASSIVE MEMORY ELEMENT AND METHOD OF MAKING THEREOF | Aug 16, 2009 | Abandoned |
Array
(
[id] => 4610467
[patent_doc_number] => 07994616
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-08-09
[patent_title] => 'Multilayered lead frame for a semiconductor light-emitting device'
[patent_app_type] => utility
[patent_app_number] => 12/509065
[patent_app_country] => US
[patent_app_date] => 2009-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2791
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 242
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/994/07994616.pdf
[firstpage_image] =>[orig_patent_app_number] => 12509065
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/509065 | Multilayered lead frame for a semiconductor light-emitting device | Jul 23, 2009 | Issued |
Array
(
[id] => 5485415
[patent_doc_number] => 20090275180
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-11-05
[patent_title] => 'METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/503297
[patent_app_country] => US
[patent_app_date] => 2009-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2993
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0275/20090275180.pdf
[firstpage_image] =>[orig_patent_app_number] => 12503297
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/503297 | Method for manufacturing a semiconductor device | Jul 14, 2009 | Issued |
Array
(
[id] => 5530732
[patent_doc_number] => 20090230520
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-09-17
[patent_title] => 'Leadframe package with dual lead configurations'
[patent_app_type] => utility
[patent_app_number] => 12/453863
[patent_app_country] => US
[patent_app_date] => 2009-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6108
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0230/20090230520.pdf
[firstpage_image] =>[orig_patent_app_number] => 12453863
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/453863 | Leadframe package with dual lead configurations | May 25, 2009 | Abandoned |
Array
(
[id] => 6286287
[patent_doc_number] => 20100237500
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-23
[patent_title] => 'Semiconductor Substrate and Method of Forming Conformal Solder Wet-Enhancement Layer on Bump-on-Lead Site'
[patent_app_type] => utility
[patent_app_number] => 12/407949
[patent_app_country] => US
[patent_app_date] => 2009-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5318
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0237/20100237500.pdf
[firstpage_image] =>[orig_patent_app_number] => 12407949
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/407949 | Semiconductor Substrate and Method of Forming Conformal Solder Wet-Enhancement Layer on Bump-on-Lead Site | Mar 19, 2009 | Abandoned |