
Azizul Q. Choudhury
Examiner (ID: 14959, Phone: (571)272-3909 , Office: P/2456 )
| Most Active Art Unit | 2455 |
| Art Unit(s) | 2455, 2445, 2143, 2456, 2145, 2453 |
| Total Applications | 890 |
| Issued Applications | 615 |
| Pending Applications | 76 |
| Abandoned Applications | 209 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 14094299
[patent_doc_number] => 10243064
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-26
[patent_title] => Semiconductor device and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 14/856829
[patent_app_country] => US
[patent_app_date] => 2015-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 67
[patent_no_of_words] => 43323
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14856829
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/856829 | Semiconductor device and method for manufacturing the same | Sep 16, 2015 | Issued |
Array
(
[id] => 13283291
[patent_doc_number] => 10153236
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-12-11
[patent_title] => Semiconductor device and power electronics apparatus
[patent_app_type] => utility
[patent_app_number] => 15/311671
[patent_app_country] => US
[patent_app_date] => 2015-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 21
[patent_no_of_words] => 10158
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15311671
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/311671 | Semiconductor device and power electronics apparatus | Aug 30, 2015 | Issued |
Array
(
[id] => 10718072
[patent_doc_number] => 20160064219
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-03
[patent_title] => 'METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE, SUBSTRATE PROCESSING APPARATUS, AND RECORDING MEDIUM'
[patent_app_type] => utility
[patent_app_number] => 14/838793
[patent_app_country] => US
[patent_app_date] => 2015-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 25910
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14838793
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/838793 | Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium | Aug 27, 2015 | Issued |
Array
(
[id] => 11300803
[patent_doc_number] => 09508814
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-29
[patent_title] => 'Integrated circuit having a contact etch stop layer'
[patent_app_type] => utility
[patent_app_number] => 14/837112
[patent_app_country] => US
[patent_app_date] => 2015-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 3575
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14837112
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/837112 | Integrated circuit having a contact etch stop layer | Aug 26, 2015 | Issued |
Array
(
[id] => 11433888
[patent_doc_number] => 09572222
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-02-14
[patent_title] => 'Active LED module having integrated limiter'
[patent_app_type] => utility
[patent_app_number] => 14/837934
[patent_app_country] => US
[patent_app_date] => 2015-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 38
[patent_no_of_words] => 9443
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 355
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14837934
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/837934 | Active LED module having integrated limiter | Aug 26, 2015 | Issued |
Array
(
[id] => 11639721
[patent_doc_number] => 09661716
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-05-23
[patent_title] => 'Full color LED module having integrated driver transistors'
[patent_app_type] => utility
[patent_app_number] => 14/838011
[patent_app_country] => US
[patent_app_date] => 2015-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 38
[patent_no_of_words] => 9443
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 279
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14838011
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/838011 | Full color LED module having integrated driver transistors | Aug 26, 2015 | Issued |
Array
(
[id] => 11246641
[patent_doc_number] => 09472692
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-10-18
[patent_title] => 'Process of fabrication of electronic devices and electronic device with a double encapsulation ring'
[patent_app_type] => utility
[patent_app_number] => 14/834923
[patent_app_country] => US
[patent_app_date] => 2015-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2702
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14834923
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/834923 | Process of fabrication of electronic devices and electronic device with a double encapsulation ring | Aug 24, 2015 | Issued |
Array
(
[id] => 10802716
[patent_doc_number] => 20160148873
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-26
[patent_title] => 'ELECTRONIC PACKAGE AND FABRICATION METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/833586
[patent_app_country] => US
[patent_app_date] => 2015-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3363
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14833586
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/833586 | ELECTRONIC PACKAGE AND FABRICATION METHOD THEREOF | Aug 23, 2015 | Abandoned |
Array
(
[id] => 10479587
[patent_doc_number] => 20150364604
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-17
[patent_title] => 'METHOD FOR INCORPORATING IMPURITY ELEMENT IN EPI SILICON PROCESS'
[patent_app_type] => utility
[patent_app_number] => 14/833259
[patent_app_country] => US
[patent_app_date] => 2015-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3120
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14833259
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/833259 | Method for incorporating impurity element in EPI silicon process | Aug 23, 2015 | Issued |
Array
(
[id] => 13350025
[patent_doc_number] => 20180226552
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-08-09
[patent_title] => LIGHT-EMITTING ELEMENT PACKAGE
[patent_app_type] => utility
[patent_app_number] => 15/506203
[patent_app_country] => US
[patent_app_date] => 2015-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11591
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15506203
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/506203 | Light-emitting element package | Aug 19, 2015 | Issued |
Array
(
[id] => 11201284
[patent_doc_number] => 09431505
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-30
[patent_title] => 'Method of making a gate structure'
[patent_app_type] => utility
[patent_app_number] => 14/829258
[patent_app_country] => US
[patent_app_date] => 2015-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4966
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14829258
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/829258 | Method of making a gate structure | Aug 17, 2015 | Issued |
Array
(
[id] => 11050777
[patent_doc_number] => 20160247736
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-25
[patent_title] => 'SEMICONDUCTOR DEVICE AND SEMICONDUCTOR MODULE'
[patent_app_type] => utility
[patent_app_number] => 14/828256
[patent_app_country] => US
[patent_app_date] => 2015-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4054
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14828256
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/828256 | Semiconductor device and semiconductor module | Aug 16, 2015 | Issued |
Array
(
[id] => 11861993
[patent_doc_number] => 09741684
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-08-22
[patent_title] => 'Wafer bonding edge protection using double patterning with edge exposure'
[patent_app_type] => utility
[patent_app_number] => 14/827789
[patent_app_country] => US
[patent_app_date] => 2015-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 18
[patent_no_of_words] => 5561
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14827789
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/827789 | Wafer bonding edge protection using double patterning with edge exposure | Aug 16, 2015 | Issued |
Array
(
[id] => 11246442
[patent_doc_number] => 09472490
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-10-18
[patent_title] => 'IC structure with recessed solder bump area and methods of forming same'
[patent_app_type] => utility
[patent_app_number] => 14/824409
[patent_app_country] => US
[patent_app_date] => 2015-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4226
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14824409
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/824409 | IC structure with recessed solder bump area and methods of forming same | Aug 11, 2015 | Issued |
Array
(
[id] => 11446261
[patent_doc_number] => 20170047282
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-16
[patent_title] => 'REDUCING LINER CORROSION DURING METALLIZATION OF SEMICONDUCTOR DEVICES'
[patent_app_type] => utility
[patent_app_number] => 14/822597
[patent_app_country] => US
[patent_app_date] => 2015-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2256
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14822597
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/822597 | Reducing liner corrosion during metallization of semiconductor devices | Aug 9, 2015 | Issued |
Array
(
[id] => 11279801
[patent_doc_number] => 09496283
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-11-15
[patent_title] => 'Transistor with self-aligned source and drain contacts and method of making same'
[patent_app_type] => utility
[patent_app_number] => 14/821845
[patent_app_country] => US
[patent_app_date] => 2015-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 45
[patent_no_of_words] => 3299
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14821845
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/821845 | Transistor with self-aligned source and drain contacts and method of making same | Aug 9, 2015 | Issued |
Array
(
[id] => 10448204
[patent_doc_number] => 20150333218
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-19
[patent_title] => 'UV LIGHT EMITTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/811253
[patent_app_country] => US
[patent_app_date] => 2015-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 10018
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14811253
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/811253 | UV light emitting device | Jul 27, 2015 | Issued |
Array
(
[id] => 10758698
[patent_doc_number] => 20160104850
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-14
[patent_title] => 'STRETCHABLE FILMS, METHODS OF MANUFACTURING THE SAME AND DISPLAY DEVICES INCLUDING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/809886
[patent_app_country] => US
[patent_app_date] => 2015-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7993
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14809886
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/809886 | Stretchable films, methods of manufacturing the same and display devices including the same | Jul 26, 2015 | Issued |
Array
(
[id] => 10433240
[patent_doc_number] => 20150318252
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-05
[patent_title] => 'Semiconductor Package and Method of Manufacturing the Same'
[patent_app_type] => utility
[patent_app_number] => 14/799284
[patent_app_country] => US
[patent_app_date] => 2015-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3684
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14799284
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/799284 | Semiconductor package and method of manufacturing the same | Jul 13, 2015 | Issued |
Array
(
[id] => 11240128
[patent_doc_number] => 09466775
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-10-11
[patent_title] => 'Light-emitting element and the light-emitting array having the same'
[patent_app_type] => utility
[patent_app_number] => 14/795164
[patent_app_country] => US
[patent_app_date] => 2015-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 2149
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14795164
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/795164 | Light-emitting element and the light-emitting array having the same | Jul 8, 2015 | Issued |