
Azizul Q. Choudhury
Examiner (ID: 5753, Phone: (571)272-3909 , Office: P/2456 )
| Most Active Art Unit | 2455 |
| Art Unit(s) | 2445, 2456, 2145, 2453, 2455, 2143 |
| Total Applications | 902 |
| Issued Applications | 628 |
| Pending Applications | 70 |
| Abandoned Applications | 209 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1181544
[patent_doc_number] => 06754871
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-06-22
[patent_title] => 'Method and apparatus for using fire decoder to correct burst errors in a real-time communications system'
[patent_app_type] => B1
[patent_app_number] => 09/919761
[patent_app_country] => US
[patent_app_date] => 2001-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4915
[patent_no_of_claims] => 56
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/754/06754871.pdf
[firstpage_image] =>[orig_patent_app_number] => 09919761
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/919761 | Method and apparatus for using fire decoder to correct burst errors in a real-time communications system | Jul 30, 2001 | Issued |
Array
(
[id] => 265585
[patent_doc_number] => 07571359
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-08-04
[patent_title] => 'Clock distribution circuits and methods of operating same that use multiple clock circuits connected by phase detector circuits to generate and synchronize local clock signals'
[patent_app_type] => utility
[patent_app_number] => 09/919372
[patent_app_country] => US
[patent_app_date] => 2001-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 3565
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/571/07571359.pdf
[firstpage_image] =>[orig_patent_app_number] => 09919372
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/919372 | Clock distribution circuits and methods of operating same that use multiple clock circuits connected by phase detector circuits to generate and synchronize local clock signals | Jul 30, 2001 | Issued |
Array
(
[id] => 813378
[patent_doc_number] => 07418642
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-08-26
[patent_title] => 'Built-in-self-test using embedded memory and processor in an application specific integrated circuit'
[patent_app_type] => utility
[patent_app_number] => 09/917972
[patent_app_country] => US
[patent_app_date] => 2001-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3665
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/418/07418642.pdf
[firstpage_image] =>[orig_patent_app_number] => 09917972
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/917972 | Built-in-self-test using embedded memory and processor in an application specific integrated circuit | Jul 29, 2001 | Issued |
Array
(
[id] => 6746732
[patent_doc_number] => 20030023915
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-30
[patent_title] => 'Forward error correction system and method for packet based communication systems'
[patent_app_type] => new
[patent_app_number] => 09/918163
[patent_app_country] => US
[patent_app_date] => 2001-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2473
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0023/20030023915.pdf
[firstpage_image] =>[orig_patent_app_number] => 09918163
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/918163 | Forward error correction system and method for packet based communication systems | Jul 29, 2001 | Abandoned |
Array
(
[id] => 953405
[patent_doc_number] => 06961880
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-11-01
[patent_title] => 'Recording test information to identify memory cell errors'
[patent_app_type] => utility
[patent_app_number] => 09/918933
[patent_app_country] => US
[patent_app_date] => 2001-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2711
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/961/06961880.pdf
[firstpage_image] =>[orig_patent_app_number] => 09918933
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/918933 | Recording test information to identify memory cell errors | Jul 29, 2001 | Issued |
Array
(
[id] => 6746740
[patent_doc_number] => 20030023923
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-01-30
[patent_title] => 'Error correction coding and decoding in a solid-state storage device'
[patent_app_type] => new
[patent_app_number] => 09/915194
[patent_app_country] => US
[patent_app_date] => 2001-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5450
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0023/20030023923.pdf
[firstpage_image] =>[orig_patent_app_number] => 09915194
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/915194 | Error correction coding and decoding in a solid-state storage device | Jul 24, 2001 | Issued |
Array
(
[id] => 7608029
[patent_doc_number] => 07000171
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-02-14
[patent_title] => 'Recorded medium reproducing device and method, data output controlling method, data outputting method, error detecting method, and data outputting reproducing method'
[patent_app_type] => utility
[patent_app_number] => 10/069198
[patent_app_country] => US
[patent_app_date] => 2001-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 16
[patent_no_of_words] => 9942
[patent_no_of_claims] => 56
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/000/07000171.pdf
[firstpage_image] =>[orig_patent_app_number] => 10069198
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/069198 | Recorded medium reproducing device and method, data output controlling method, data outputting method, error detecting method, and data outputting reproducing method | Jun 20, 2001 | Issued |
Array
(
[id] => 1225962
[patent_doc_number] => 06704900
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-03-09
[patent_title] => 'Method and apparatus for performing efficient reseeks in an optical storage device'
[patent_app_type] => B1
[patent_app_number] => 09/872661
[patent_app_country] => US
[patent_app_date] => 2001-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4472
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/704/06704900.pdf
[firstpage_image] =>[orig_patent_app_number] => 09872661
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/872661 | Method and apparatus for performing efficient reseeks in an optical storage device | May 31, 2001 | Issued |
Array
(
[id] => 6889905
[patent_doc_number] => 20010025360
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-09-27
[patent_title] => 'Disk array system and its control method'
[patent_app_type] => new
[patent_app_number] => 09/862608
[patent_app_country] => US
[patent_app_date] => 2001-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 12246
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 288
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0025/20010025360.pdf
[firstpage_image] =>[orig_patent_app_number] => 09862608
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/862608 | Disk array system and its control method | May 22, 2001 | Issued |
Array
(
[id] => 6948351
[patent_doc_number] => 20010021988
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-09-13
[patent_title] => 'Semiconductor testing apparatus for testing semiconductor device including built in self test circuit'
[patent_app_type] => new
[patent_app_number] => 09/860608
[patent_app_country] => US
[patent_app_date] => 2001-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3705
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0021/20010021988.pdf
[firstpage_image] =>[orig_patent_app_number] => 09860608
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/860608 | Semiconductor testing apparatus for testing semiconductor device including built in self test circuit | May 20, 2001 | Issued |
Array
(
[id] => 1539416
[patent_doc_number] => 06412091
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-06-25
[patent_title] => 'Error correction system in a processing agent having minimal delay'
[patent_app_type] => B2
[patent_app_number] => 09/848261
[patent_app_country] => US
[patent_app_date] => 2001-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 2714
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/412/06412091.pdf
[firstpage_image] =>[orig_patent_app_number] => 09848261
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/848261 | Error correction system in a processing agent having minimal delay | May 3, 2001 | Issued |
Array
(
[id] => 6294478
[patent_doc_number] => 20020056061
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-09
[patent_title] => 'Circuit for reducing test time and semiconductor memory device including the circuit'
[patent_app_type] => new
[patent_app_number] => 09/845494
[patent_app_country] => US
[patent_app_date] => 2001-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 10390
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0056/20020056061.pdf
[firstpage_image] =>[orig_patent_app_number] => 09845494
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/845494 | Circuit for reducing test time and semiconductor memory device including the circuit | Apr 30, 2001 | Issued |
Array
(
[id] => 6988806
[patent_doc_number] => 20010037479
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-11-01
[patent_title] => 'Selectable dual mode test access port method and apparatus'
[patent_app_type] => new
[patent_app_number] => 09/845562
[patent_app_country] => US
[patent_app_date] => 2001-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 20036
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 30
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0037/20010037479.pdf
[firstpage_image] =>[orig_patent_app_number] => 09845562
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/845562 | Selectable dual mode test access port method and apparatus | Apr 29, 2001 | Abandoned |
Array
(
[id] => 6988818
[patent_doc_number] => 20010037480
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-11-01
[patent_title] => 'Dual mode test access port method and apparatus'
[patent_app_type] => new
[patent_app_number] => 09/845879
[patent_app_country] => US
[patent_app_date] => 2001-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 20025
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 13
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0037/20010037480.pdf
[firstpage_image] =>[orig_patent_app_number] => 09845879
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/845879 | IC tap/scan test port access with tap lock circuitry | Apr 29, 2001 | Issued |
Array
(
[id] => 7001836
[patent_doc_number] => 20010054169
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-12-20
[patent_title] => 'Digital signal processing apparatus for reproducing optical disc data and optical disc player having the same'
[patent_app_type] => new
[patent_app_number] => 09/845698
[patent_app_country] => US
[patent_app_date] => 2001-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4935
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0054/20010054169.pdf
[firstpage_image] =>[orig_patent_app_number] => 09845698
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/845698 | Digital signal processing apparatus for reproducing optical disc data and optical disc player having the same | Apr 29, 2001 | Issued |
Array
(
[id] => 6035685
[patent_doc_number] => 20020019962
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-02-14
[patent_title] => 'Integrated excitation/extraction system for test and measurement'
[patent_app_type] => new
[patent_app_number] => 09/844675
[patent_app_country] => US
[patent_app_date] => 2001-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 6267
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0019/20020019962.pdf
[firstpage_image] =>[orig_patent_app_number] => 09844675
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/844675 | Integrated excitation/extraction system for test and measurement | Apr 29, 2001 | Issued |
Array
(
[id] => 469640
[patent_doc_number] => 07240270
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-07-03
[patent_title] => 'Method of transmitting signaling messages in a mobile telecommunications network'
[patent_app_type] => utility
[patent_app_number] => 09/845823
[patent_app_country] => US
[patent_app_date] => 2001-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2544
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/240/07240270.pdf
[firstpage_image] =>[orig_patent_app_number] => 09845823
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/845823 | Method of transmitting signaling messages in a mobile telecommunications network | Apr 29, 2001 | Issued |
Array
(
[id] => 1243230
[patent_doc_number] => 06684355
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-01-27
[patent_title] => 'Memory testing apparatus and method'
[patent_app_type] => B2
[patent_app_number] => 09/844357
[patent_app_country] => US
[patent_app_date] => 2001-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 6664
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/684/06684355.pdf
[firstpage_image] =>[orig_patent_app_number] => 09844357
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/844357 | Memory testing apparatus and method | Apr 26, 2001 | Issued |
Array
(
[id] => 1596096
[patent_doc_number] => 06484284
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-11-19
[patent_title] => 'Digital broadcasting system and method'
[patent_app_type] => B2
[patent_app_number] => 09/842875
[patent_app_country] => US
[patent_app_date] => 2001-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 4865
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/484/06484284.pdf
[firstpage_image] =>[orig_patent_app_number] => 09842875
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/842875 | Digital broadcasting system and method | Apr 26, 2001 | Issued |
Array
(
[id] => 1037216
[patent_doc_number] => 06877118
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-04-05
[patent_title] => 'Memory testing method and memory testing apparatus'
[patent_app_type] => utility
[patent_app_number] => 09/844301
[patent_app_country] => US
[patent_app_date] => 2001-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9255
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/877/06877118.pdf
[firstpage_image] =>[orig_patent_app_number] => 09844301
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/844301 | Memory testing method and memory testing apparatus | Apr 26, 2001 | Issued |