Search

Azizul Q. Choudhury

Examiner (ID: 5753, Phone: (571)272-3909 , Office: P/2456 )

Most Active Art Unit
2455
Art Unit(s)
2445, 2456, 2145, 2453, 2455, 2143
Total Applications
902
Issued Applications
628
Pending Applications
70
Abandoned Applications
209

Applications

Application numberTitle of the applicationFiling DateStatus
Array ( [id] => 987820 [patent_doc_number] => 06925589 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-08-02 [patent_title] => 'Method for translating physical cell-coordinates of a memory product to n-dimensional addresses' [patent_app_type] => utility [patent_app_number] => 09/488865 [patent_app_country] => US [patent_app_date] => 2000-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 8384 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 39 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/925/06925589.pdf [firstpage_image] =>[orig_patent_app_number] => 09488865 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/488865
Method for translating physical cell-coordinates of a memory product to n-dimensional addresses Jan 20, 2000 Issued
Array ( [id] => 4333759 [patent_doc_number] => 06317850 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-13 [patent_title] => 'Error rate measurement in disk drive by weighting data-recovery procedures' [patent_app_type] => 1 [patent_app_number] => 9/484059 [patent_app_country] => US [patent_app_date] => 2000-01-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3655 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/317/06317850.pdf [firstpage_image] =>[orig_patent_app_number] => 484059 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/484059
Error rate measurement in disk drive by weighting data-recovery procedures Jan 17, 2000 Issued
Array ( [id] => 4402952 [patent_doc_number] => 06279129 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-21 [patent_title] => 'Configuration of memory cells and method of checking the operation of memory cells' [patent_app_type] => 1 [patent_app_number] => 9/465726 [patent_app_country] => US [patent_app_date] => 1999-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 4010 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/279/06279129.pdf [firstpage_image] =>[orig_patent_app_number] => 465726 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/465726
Configuration of memory cells and method of checking the operation of memory cells Dec 16, 1999 Issued
Array ( [id] => 1410178 [patent_doc_number] => 06557125 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-29 [patent_title] => 'System and method for generating a defect map for a data-storage medium without the use of a hard index' [patent_app_type] => B1 [patent_app_number] => 09/458649 [patent_app_country] => US [patent_app_date] => 1999-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4651 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/557/06557125.pdf [firstpage_image] =>[orig_patent_app_number] => 09458649 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/458649
System and method for generating a defect map for a data-storage medium without the use of a hard index Dec 9, 1999 Issued
Array ( [id] => 4381897 [patent_doc_number] => 06256749 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-03 [patent_title] => 'Disk array system and its control method' [patent_app_type] => 1 [patent_app_number] => 9/444562 [patent_app_country] => US [patent_app_date] => 1999-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 18 [patent_no_of_words] => 12122 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/256/06256749.pdf [firstpage_image] =>[orig_patent_app_number] => 444562 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/444562
Disk array system and its control method Nov 18, 1999 Issued
Array ( [id] => 4271072 [patent_doc_number] => 06223311 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-24 [patent_title] => 'Semiconductor memory device having deterioration determining function' [patent_app_type] => 1 [patent_app_number] => 9/432389 [patent_app_country] => US [patent_app_date] => 1999-11-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 6786 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/223/06223311.pdf [firstpage_image] =>[orig_patent_app_number] => 432389 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/432389
Semiconductor memory device having deterioration determining function Nov 1, 1999 Issued
Array ( [id] => 1225944 [patent_doc_number] => 06704895 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-03-09 [patent_title] => 'Integrated circuit with emulation register in JTAG JAP' [patent_app_type] => B1 [patent_app_number] => 09/431802 [patent_app_country] => US [patent_app_date] => 1999-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 47 [patent_no_of_words] => 37119 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 224 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/704/06704895.pdf [firstpage_image] =>[orig_patent_app_number] => 09431802 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/431802
Integrated circuit with emulation register in JTAG JAP Oct 31, 1999 Issued
Array ( [id] => 4352532 [patent_doc_number] => 06314537 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-06 [patent_title] => 'Command generator having single-input to multi-output converter' [patent_app_type] => 1 [patent_app_number] => 9/428654 [patent_app_country] => US [patent_app_date] => 1999-10-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3481 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/314/06314537.pdf [firstpage_image] =>[orig_patent_app_number] => 428654 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/428654
Command generator having single-input to multi-output converter Oct 27, 1999 Issued
Array ( [id] => 1210534 [patent_doc_number] => 06718500 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-04-06 [patent_title] => 'RLP communication device and method for mobile communication system' [patent_app_type] => B1 [patent_app_number] => 09/418607 [patent_app_country] => US [patent_app_date] => 1999-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 4860 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/718/06718500.pdf [firstpage_image] =>[orig_patent_app_number] => 09418607 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/418607
RLP communication device and method for mobile communication system Oct 14, 1999 Issued
Array ( [id] => 1416403 [patent_doc_number] => 06550030 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-15 [patent_title] => 'On-line testing of the programmable logic blocks in field programmable gate arrays' [patent_app_type] => B1 [patent_app_number] => 09/405958 [patent_app_country] => US [patent_app_date] => 1999-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 15 [patent_no_of_words] => 5374 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/550/06550030.pdf [firstpage_image] =>[orig_patent_app_number] => 09405958 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/405958
On-line testing of the programmable logic blocks in field programmable gate arrays Sep 26, 1999 Issued
Array ( [id] => 1382506 [patent_doc_number] => 06574761 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-03 [patent_title] => 'On-line testing of the programmable interconnect network in field programmable gate arrays' [patent_app_type] => B1 [patent_app_number] => 09/406219 [patent_app_country] => US [patent_app_date] => 1999-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 14 [patent_no_of_words] => 5598 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/574/06574761.pdf [firstpage_image] =>[orig_patent_app_number] => 09406219 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/406219
On-line testing of the programmable interconnect network in field programmable gate arrays Sep 26, 1999 Issued
Array ( [id] => 4299671 [patent_doc_number] => 06282683 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-28 [patent_title] => 'Communication system with multicarrier telephony transport' [patent_app_type] => 1 [patent_app_number] => 9/396330 [patent_app_country] => US [patent_app_date] => 1999-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 107 [patent_figures_cnt] => 123 [patent_no_of_words] => 76206 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/282/06282683.pdf [firstpage_image] =>[orig_patent_app_number] => 396330 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/396330
Communication system with multicarrier telephony transport Sep 14, 1999 Issued
Array ( [id] => 1475180 [patent_doc_number] => 06408421 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-18 [patent_title] => 'High-speed asynchronous decoder circuit for variable-length coded data' [patent_app_type] => B1 [patent_app_number] => 09/396858 [patent_app_country] => US [patent_app_date] => 1999-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 34 [patent_figures_cnt] => 41 [patent_no_of_words] => 12143 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/408/06408421.pdf [firstpage_image] =>[orig_patent_app_number] => 09396858 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/396858
High-speed asynchronous decoder circuit for variable-length coded data Sep 14, 1999 Issued
Array ( [id] => 1587598 [patent_doc_number] => 06425099 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-23 [patent_title] => 'Method of updating an associative memory of the TRIE type, and router implementing such a method' [patent_app_type] => B1 [patent_app_number] => 09/395673 [patent_app_country] => US [patent_app_date] => 1999-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 21 [patent_no_of_words] => 11607 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 197 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/425/06425099.pdf [firstpage_image] =>[orig_patent_app_number] => 09395673 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/395673
Method of updating an associative memory of the TRIE type, and router implementing such a method Sep 13, 1999 Issued
Array ( [id] => 1460237 [patent_doc_number] => 06463564 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-10-08 [patent_title] => 'Mis-synchronization detection system' [patent_app_type] => B1 [patent_app_number] => 09/395840 [patent_app_country] => US [patent_app_date] => 1999-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 4066 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/463/06463564.pdf [firstpage_image] =>[orig_patent_app_number] => 09395840 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/395840
Mis-synchronization detection system Sep 13, 1999 Issued
Array ( [id] => 7626797 [patent_doc_number] => 06807648 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-10-19 [patent_title] => 'Variable-strength error correction in ad-hoc networks' [patent_app_type] => B1 [patent_app_number] => 09/394741 [patent_app_country] => US [patent_app_date] => 1999-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4252 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 4 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/807/06807648.pdf [firstpage_image] =>[orig_patent_app_number] => 09394741 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/394741
Variable-strength error correction in ad-hoc networks Sep 12, 1999 Issued
Array ( [id] => 1279943 [patent_doc_number] => 06654916 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-11-25 [patent_title] => 'Waveform generator, semiconductor testing device and semiconductor device' [patent_app_type] => B1 [patent_app_number] => 09/394525 [patent_app_country] => US [patent_app_date] => 1999-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 26 [patent_no_of_words] => 13849 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/654/06654916.pdf [firstpage_image] =>[orig_patent_app_number] => 09394525 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/394525
Waveform generator, semiconductor testing device and semiconductor device Sep 9, 1999 Issued
Array ( [id] => 1549846 [patent_doc_number] => 06374388 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-16 [patent_title] => 'Equivalent time capture scheme for bit patterns within high data rate signals' [patent_app_type] => B1 [patent_app_number] => 09/393148 [patent_app_country] => US [patent_app_date] => 1999-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 2677 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/374/06374388.pdf [firstpage_image] =>[orig_patent_app_number] => 09393148 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/393148
Equivalent time capture scheme for bit patterns within high data rate signals Sep 9, 1999 Issued
Array ( [id] => 1553186 [patent_doc_number] => 06446233 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-03 [patent_title] => 'Forward error correction apparatus and methods' [patent_app_type] => B1 [patent_app_number] => 09/393399 [patent_app_country] => US [patent_app_date] => 1999-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 17 [patent_no_of_words] => 5892 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/446/06446233.pdf [firstpage_image] =>[orig_patent_app_number] => 09393399 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/393399
Forward error correction apparatus and methods Sep 9, 1999 Issued
Array ( [id] => 1421837 [patent_doc_number] => 06543026 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-01 [patent_title] => 'Forward error correction apparatus and methods' [patent_app_type] => B1 [patent_app_number] => 09/393388 [patent_app_country] => US [patent_app_date] => 1999-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 17 [patent_no_of_words] => 5485 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/543/06543026.pdf [firstpage_image] =>[orig_patent_app_number] => 09393388 [rel_patent_id] =>[rel_patent_doc_number] =>)
09/393388
Forward error correction apparatus and methods Sep 9, 1999 Issued
Menu