Azizul Q. Choudhury

Array ( [id] => 1327124 [patent_doc_number] => 06609221 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-08-19 [patent_title] => 'Method and apparatus for inducing bus saturation during operational testing of busses using a pattern generator' [patent_app_type] => B1 [patent_app_number] => 09/387320 [patent_app_country] => US [patent_app_date] => 1999-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7939 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/609/06609221.pdf [firstpage_image] =>[orig_patent_app_number] => 09387320 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1201139 [patent_doc_number] => 06728919 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-04-27 [patent_title] => 'Mobile telephone system and site diversity reception method' [patent_app_type] => B1 [patent_app_number] => 09/377846 [patent_app_country] => US [patent_app_date] => 1999-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 42 [patent_no_of_words] => 11246 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/728/06728919.pdf [firstpage_image] =>[orig_patent_app_number] => 09377846 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1367043 [patent_doc_number] => 06584590 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-06-24 [patent_title] => 'JTAG port-sharing device' [patent_app_type] => B1 [patent_app_number] => 09/374256 [patent_app_country] => US [patent_app_date] => 1999-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2561 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/584/06584590.pdf [firstpage_image] =>[orig_patent_app_number] => 09374256 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7634948 [patent_doc_number] => 06381718 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-30 [patent_title] => 'Current controlled multi-state parallel test for semiconductor device' [patent_app_type] => B1 [patent_app_number] => 09/372869 [patent_app_country] => US [patent_app_date] => 1999-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 9385 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 9 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/381/06381718.pdf [firstpage_image] =>[orig_patent_app_number] => 09372869 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1475142 [patent_doc_number] => 06408411 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-18 [patent_title] => 'Two pass multi-state parallel test for semiconductor device' [patent_app_type] => B1 [patent_app_number] => 09/373265 [patent_app_country] => US [patent_app_date] => 1999-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 10163 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 94 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/408/06408411.pdf [firstpage_image] =>[orig_patent_app_number] => 09373265 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1466504 [patent_doc_number] => 06393594 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-21 [patent_title] => 'Method and system for performing pseudo-random testing of an integrated circuit' [patent_app_type] => B1 [patent_app_number] => 09/372698 [patent_app_country] => US [patent_app_date] => 1999-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 8 [patent_no_of_words] => 5622 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/393/06393594.pdf [firstpage_image] =>[orig_patent_app_number] => 09372698 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1567700 [patent_doc_number] => 06438722 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-20 [patent_title] => 'Method and system for testing an integrated circuit' [patent_app_type] => B1 [patent_app_number] => 09/372697 [patent_app_country] => US [patent_app_date] => 1999-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4640 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/438/06438722.pdf [firstpage_image] =>[orig_patent_app_number] => 09372697 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4324546 [patent_doc_number] => 06189118 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-13 [patent_title] => 'Information recording medium, and method and apparatus for managing defect thereof' [patent_app_type] => 1 [patent_app_number] => 9/369815 [patent_app_country] => US [patent_app_date] => 1999-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 31 [patent_figures_cnt] => 31 [patent_no_of_words] => 14286 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/189/06189118.pdf [firstpage_image] =>[orig_patent_app_number] => 369815 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1412646 [patent_doc_number] => 06553530 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-22 [patent_title] => 'Integrated circuit devices that include self-test apparatus for testing a plurality of functional blocks and methods of testing same' [patent_app_type] => B1 [patent_app_number] => 09/366252 [patent_app_country] => US [patent_app_date] => 1999-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 4900 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/553/06553530.pdf [firstpage_image] =>[orig_patent_app_number] => 09366252 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1466771 [patent_doc_number] => 06351835 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-26 [patent_title] => 'High speed LSI spectral analysis testing apparatus and method' [patent_app_type] => B1 [patent_app_number] => 09/365170 [patent_app_country] => US [patent_app_date] => 1999-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 2512 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/351/06351835.pdf [firstpage_image] =>[orig_patent_app_number] => 09365170 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1592544 [patent_doc_number] => 06360345 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-19 [patent_title] => 'Decoding method of turbo codes using a weighted parallel type and device for the same' [patent_app_type] => B1 [patent_app_number] => 09/364958 [patent_app_country] => US [patent_app_date] => 1999-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 5611 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/360/06360345.pdf [firstpage_image] =>[orig_patent_app_number] => 09364958 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7645850 [patent_doc_number] => 06477673 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-11-05 [patent_title] => 'Structure and method with which to generate data background patterns for testing random-access-memories' [patent_app_type] => B1 [patent_app_number] => 09/365125 [patent_app_country] => US [patent_app_date] => 1999-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 4586 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 17 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/477/06477673.pdf [firstpage_image] =>[orig_patent_app_number] => 09365125 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1319376 [patent_doc_number] => 06618828 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-09-09 [patent_title] => 'Boundary scan testing involving shared enable latches' [patent_app_type] => B1 [patent_app_number] => 09/364010 [patent_app_country] => US [patent_app_date] => 1999-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6802 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/618/06618828.pdf [firstpage_image] =>[orig_patent_app_number] => 09364010 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1490329 [patent_doc_number] => 06367049 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-02 [patent_title] => 'Encoding multiword information by wordwise interleaving' [patent_app_type] => B1 [patent_app_number] => 09/361073 [patent_app_country] => US [patent_app_date] => 1999-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 22 [patent_no_of_words] => 5816 [patent_no_of_claims] => 61 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/367/06367049.pdf [firstpage_image] =>[orig_patent_app_number] => 09361073 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1501717 [patent_doc_number] => 06405331 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-11 [patent_title] => 'Method for performing a built-in self-test procedure on embedded memory device' [patent_app_type] => B1 [patent_app_number] => 09/359448 [patent_app_country] => US [patent_app_date] => 1999-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2637 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/405/06405331.pdf [firstpage_image] =>[orig_patent_app_number] => 09359448 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1062300 [patent_doc_number] => 06854081 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-02-08 [patent_title] => 'Initializing/diagnosing system in on-chip multiprocessor system' [patent_app_type] => utility [patent_app_number] => 09/357990 [patent_app_country] => US [patent_app_date] => 1999-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4356 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/854/06854081.pdf [firstpage_image] =>[orig_patent_app_number] => 09357990 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1410251 [patent_doc_number] => 06557130 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-04-29 [patent_title] => 'Configuration and method for storing the test results obtained by a BIST circuit' [patent_app_type] => B1 [patent_app_number] => 09/352992 [patent_app_country] => US [patent_app_date] => 1999-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 1190 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/557/06557130.pdf [firstpage_image] =>[orig_patent_app_number] => 09352992 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1592519 [patent_doc_number] => 06360339 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-19 [patent_title] => 'Method and system of dynamically selecting a data coalesce technique in a computer system' [patent_app_type] => B1 [patent_app_number] => 09/340616 [patent_app_country] => US [patent_app_date] => 1999-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2999 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/360/06360339.pdf [firstpage_image] =>[orig_patent_app_number] => 09340616 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1526563 [patent_doc_number] => 06353902 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-03-05 [patent_title] => 'Network fault prediction and proactive maintenance system' [patent_app_type] => B1 [patent_app_number] => 09/337209 [patent_app_country] => US [patent_app_date] => 1999-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5791 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/353/06353902.pdf [firstpage_image] =>[orig_patent_app_number] => 09337209 [rel_patent_id] =>[rel_patent_doc_number] =>)