
Baboucarr Faal
Examiner (ID: 6871, Phone: (571)270-5073 , Office: P/2131 )
| Most Active Art Unit | 2138 |
| Art Unit(s) | 2138, 2131, 2189, 2184 |
| Total Applications | 683 |
| Issued Applications | 527 |
| Pending Applications | 61 |
| Abandoned Applications | 108 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10376671
[patent_doc_number] => 20150261678
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-17
[patent_title] => 'MANAGING SEQUENTIALITY OF TRACKS FOR ASYNCHRONOUS PPRC TRACKS ON SECONDARY'
[patent_app_type] => utility
[patent_app_number] => 14/207234
[patent_app_country] => US
[patent_app_date] => 2014-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6055
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14207234
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/207234 | Managing sequentiality of tracks for asynchronous PPRC tracks on secondary | Mar 11, 2014 | Issued |
Array
(
[id] => 10368995
[patent_doc_number] => 20150254000
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-10
[patent_title] => 'CONFIGURING CACHE FOR I/O OPERATIONS OF VIRTUAL MACHINES'
[patent_app_type] => utility
[patent_app_number] => 14/200402
[patent_app_country] => US
[patent_app_date] => 2014-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8404
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14200402
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/200402 | Configuring cache for I/O operations of virtual machines | Mar 6, 2014 | Issued |
Array
(
[id] => 11299699
[patent_doc_number] => 09507707
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-29
[patent_title] => 'Nonvolatile memory device and data storage device including the same'
[patent_app_type] => utility
[patent_app_number] => 14/200349
[patent_app_country] => US
[patent_app_date] => 2014-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 8098
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14200349
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/200349 | Nonvolatile memory device and data storage device including the same | Mar 6, 2014 | Issued |
Array
(
[id] => 10320530
[patent_doc_number] => 20150205534
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-23
[patent_title] => 'CONTROLLER, SOLID-STATE DRIVE AND CONTROL METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/200152
[patent_app_country] => US
[patent_app_date] => 2014-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 11327
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14200152
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/200152 | CONTROLLER, SOLID-STATE DRIVE AND CONTROL METHOD | Mar 6, 2014 | Abandoned |
Array
(
[id] => 10284237
[patent_doc_number] => 20150169235
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-18
[patent_title] => 'DATA STORAGE DEVICE AND OPERATING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/200312
[patent_app_country] => US
[patent_app_date] => 2014-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5874
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14200312
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/200312 | DATA STORAGE DEVICE AND OPERATING METHOD THEREOF | Mar 6, 2014 | Abandoned |
Array
(
[id] => 9919129
[patent_doc_number] => 20150074334
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-12
[patent_title] => 'INFORMATION PROCESSING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/200208
[patent_app_country] => US
[patent_app_date] => 2014-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 10084
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14200208
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/200208 | INFORMATION PROCESSING DEVICE | Mar 6, 2014 | Abandoned |
Array
(
[id] => 11286248
[patent_doc_number] => 09502105
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-22
[patent_title] => 'Resistive memory device, operating method thereof, and system having the same'
[patent_app_type] => utility
[patent_app_number] => 14/199723
[patent_app_country] => US
[patent_app_date] => 2014-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 15
[patent_no_of_words] => 6488
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14199723
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/199723 | Resistive memory device, operating method thereof, and system having the same | Mar 5, 2014 | Issued |
Array
(
[id] => 9774317
[patent_doc_number] => 20140297981
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-10-02
[patent_title] => 'INFORMATION PROCESSING SYSTEM, STORAGE DEVICE, AND BACKUP METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/199119
[patent_app_country] => US
[patent_app_date] => 2014-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 9018
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14199119
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/199119 | INFORMATION PROCESSING SYSTEM, STORAGE DEVICE, AND BACKUP METHOD | Mar 5, 2014 | Abandoned |
Array
(
[id] => 10236032
[patent_doc_number] => 20150121026
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-30
[patent_title] => 'SEMICONDUCTOR SYSTEM AND OPERATING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/199739
[patent_app_country] => US
[patent_app_date] => 2014-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4707
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14199739
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/199739 | Semiconductor system and operating method thereof | Mar 5, 2014 | Issued |
Array
(
[id] => 10368983
[patent_doc_number] => 20150253988
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-10
[patent_title] => 'Memory Access Bases on Erase Cycle Time'
[patent_app_type] => utility
[patent_app_number] => 14/199837
[patent_app_country] => US
[patent_app_date] => 2014-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5249
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14199837
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/199837 | Memory access bases on erase cycle time | Mar 5, 2014 | Issued |
Array
(
[id] => 11780613
[patent_doc_number] => 09389793
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-12
[patent_title] => 'Trusted execution and access protection for embedded memory'
[patent_app_type] => utility
[patent_app_number] => 14/198915
[patent_app_country] => US
[patent_app_date] => 2014-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 6319
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14198915
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/198915 | Trusted execution and access protection for embedded memory | Mar 5, 2014 | Issued |
Array
(
[id] => 10034224
[patent_doc_number] => 09075542
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-07-07
[patent_title] => 'Storage system'
[patent_app_type] => utility
[patent_app_number] => 14/162588
[patent_app_country] => US
[patent_app_date] => 2014-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 24
[patent_no_of_words] => 11548
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14162588
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/162588 | Storage system | Jan 22, 2014 | Issued |
Array
(
[id] => 9465335
[patent_doc_number] => 20140129762
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-08
[patent_title] => 'SKEWING EXPECTED WEAROUT TIMES OF MEMORY DEVICES'
[patent_app_type] => utility
[patent_app_number] => 14/149770
[patent_app_country] => US
[patent_app_date] => 2014-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5992
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14149770
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/149770 | Skewing expected wearout times of memory devices | Jan 6, 2014 | Issued |
Array
(
[id] => 10284225
[patent_doc_number] => 20150169223
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-18
[patent_title] => 'DYNAMIC PROCESSOR-MEMORY REVECTORING ARCHITECTURE'
[patent_app_type] => utility
[patent_app_number] => 14/105852
[patent_app_country] => US
[patent_app_date] => 2013-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6279
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14105852
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/105852 | Dynamic processor-memory revectoring architecture | Dec 12, 2013 | Issued |
Array
(
[id] => 10651009
[patent_doc_number] => 09367260
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-06-14
[patent_title] => 'Dynamic replication system'
[patent_app_type] => utility
[patent_app_number] => 14/105706
[patent_app_country] => US
[patent_app_date] => 2013-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 7147
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14105706
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/105706 | Dynamic replication system | Dec 12, 2013 | Issued |
Array
(
[id] => 10284453
[patent_doc_number] => 20150169451
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-18
[patent_title] => 'Dynamically Adjusting the Number of Flows Allowed in a Flow Table Cache'
[patent_app_type] => utility
[patent_app_number] => 14/106355
[patent_app_country] => US
[patent_app_date] => 2013-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 16189
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14106355
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/106355 | Dynamically adjusting the number of flows allowed in a flow table cache | Dec 12, 2013 | Issued |
Array
(
[id] => 10602903
[patent_doc_number] => 09323467
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-04-26
[patent_title] => 'Data storage device startup'
[patent_app_type] => utility
[patent_app_number] => 14/105696
[patent_app_country] => US
[patent_app_date] => 2013-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5223
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14105696
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/105696 | Data storage device startup | Dec 12, 2013 | Issued |
Array
(
[id] => 13214307
[patent_doc_number] => 10121528
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-06
[patent_title] => Apparatus, method and system for providing termination for multiple chips of an integrated circuit package
[patent_app_type] => utility
[patent_app_number] => 14/440068
[patent_app_country] => US
[patent_app_date] => 2013-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 6052
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 283
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14440068
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/440068 | Apparatus, method and system for providing termination for multiple chips of an integrated circuit package | Nov 21, 2013 | Issued |
Array
(
[id] => 9341441
[patent_doc_number] => 20140068225
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-03-06
[patent_title] => 'CONFIGURABLE TRANSLATION LOOKASIDE BUFFER'
[patent_app_type] => utility
[patent_app_number] => 14/073190
[patent_app_country] => US
[patent_app_date] => 2013-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5587
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14073190
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/073190 | CONFIGURABLE TRANSLATION LOOKASIDE BUFFER | Nov 5, 2013 | Abandoned |
Array
(
[id] => 11049765
[patent_doc_number] => 20160246724
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-25
[patent_title] => 'CACHE CONTROLLER FOR NON-VOLATILE MEMORY'
[patent_app_type] => utility
[patent_app_number] => 15/031805
[patent_app_country] => US
[patent_app_date] => 2013-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 15734
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15031805
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/031805 | Cache controller for non-volatile memory | Oct 30, 2013 | Issued |