Baboucarr Faal

Array ( [id] => 8552173 [patent_doc_number] => 08327071 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2012-12-04 [patent_title] => 'Interprocessor direct cache writes' [patent_app_type] => utility [patent_app_number] => 11/939528 [patent_app_country] => US [patent_app_date] => 2007-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6781 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11939528 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9235918 [patent_doc_number] => 08601234 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-12-03 [patent_title] => 'Configurable translation lookaside buffer' [patent_app_type] => utility [patent_app_number] => 11/936269 [patent_app_country] => US [patent_app_date] => 2007-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5545 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11936269 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4854514 [patent_doc_number] => 20080320257 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-25 [patent_title] => 'Network message logging and archival' [patent_app_type] => utility [patent_app_number] => 11/820806 [patent_app_country] => US [patent_app_date] => 2007-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3229 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0320/20080320257.pdf [firstpage_image] =>[orig_patent_app_number] => 11820806 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7972035 [patent_doc_number] => 07941595 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-05-10 [patent_title] => 'Methods and systems for a memory section' [patent_app_type] => utility [patent_app_number] => 11/798573 [patent_app_country] => US [patent_app_date] => 2007-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 16 [patent_no_of_words] => 17150 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 181 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/941/07941595.pdf [firstpage_image] =>[orig_patent_app_number] => 11798573 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4881394 [patent_doc_number] => 20080154777 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-26 [patent_title] => 'Storage control device for protecting an electronic protection object with protection capability required by the protection object' [patent_app_type] => utility [patent_app_number] => 11/708362 [patent_app_country] => US [patent_app_date] => 2007-02-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 33 [patent_figures_cnt] => 33 [patent_no_of_words] => 21566 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0154/20080154777.pdf [firstpage_image] =>[orig_patent_app_number] => 11708362 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4844491 [patent_doc_number] => 20080180899 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-31 [patent_title] => 'METHODS AND SYSTEMS FOR A MULTI-MEMORY MODULE' [patent_app_type] => utility [patent_app_number] => 11/669190 [patent_app_country] => US [patent_app_date] => 2007-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4143 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0180/20080180899.pdf [firstpage_image] =>[orig_patent_app_number] => 11669190 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4847571 [patent_doc_number] => 20080183979 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-31 [patent_title] => 'Read-write spinlock with no mutual exclusion among readers' [patent_app_type] => utility [patent_app_number] => 11/700747 [patent_app_country] => US [patent_app_date] => 2007-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4393 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0183/20080183979.pdf [firstpage_image] =>[orig_patent_app_number] => 11700747 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4592774 [patent_doc_number] => 07853750 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-12-14 [patent_title] => 'Method and an apparatus to store data patterns' [patent_app_type] => utility [patent_app_number] => 11/700701 [patent_app_country] => US [patent_app_date] => 2007-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 5979 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 263 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/853/07853750.pdf [firstpage_image] =>[orig_patent_app_number] => 11700701 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 58054 [patent_doc_number] => 07774552 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-08-10 [patent_title] => 'Preventing store starvation in a system that supports marked coherence' [patent_app_type] => utility [patent_app_number] => 11/700703 [patent_app_country] => US [patent_app_date] => 2007-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 8150 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/774/07774552.pdf [firstpage_image] =>[orig_patent_app_number] => 11700703 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 276027 [patent_doc_number] => 07562201 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-07-14 [patent_title] => 'Recording device and recording and reproducing device' [patent_app_type] => utility [patent_app_number] => 11/657560 [patent_app_country] => US [patent_app_date] => 2007-01-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 3958 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 185 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/562/07562201.pdf [firstpage_image] =>[orig_patent_app_number] => 11657560 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4621625 [patent_doc_number] => 08001356 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-08-16 [patent_title] => 'Methods and apparatus for reallocating addressable spaces within memory devices' [patent_app_type] => utility [patent_app_number] => 11/565811 [patent_app_country] => US [patent_app_date] => 2006-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2722 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 197 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/001/08001356.pdf [firstpage_image] =>[orig_patent_app_number] => 11565811 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4837293 [patent_doc_number] => 20080134184 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-05 [patent_title] => 'Methods and apparatus for estimating fair cache miss rates on a chip multiprocessor' [patent_app_type] => utility [patent_app_number] => 11/606736 [patent_app_country] => US [patent_app_date] => 2006-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4446 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0134/20080134184.pdf [firstpage_image] =>[orig_patent_app_number] => 11606736 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4836489 [patent_doc_number] => 20080133821 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-05 [patent_title] => 'DDR flash implementation with direct register access to legacy flash functions' [patent_app_type] => utility [patent_app_number] => 11/607655 [patent_app_country] => US [patent_app_date] => 2006-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2506 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0133/20080133821.pdf [firstpage_image] =>[orig_patent_app_number] => 11607655 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4836514 [patent_doc_number] => 20080133843 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-06-05 [patent_title] => 'Cache Used Both as Cache and Staging Buffer' [patent_app_type] => utility [patent_app_number] => 11/565391 [patent_app_country] => US [patent_app_date] => 2006-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5850 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0133/20080133843.pdf [firstpage_image] =>[orig_patent_app_number] => 11565391 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 127987 [patent_doc_number] => 07707378 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-04-27 [patent_title] => 'DDR flash implementation with hybrid row buffers and direct access interface to legacy flash functions' [patent_app_type] => utility [patent_app_number] => 11/607656 [patent_app_country] => US [patent_app_date] => 2006-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2268 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 52 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/707/07707378.pdf [firstpage_image] =>[orig_patent_app_number] => 11607656 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4706310 [patent_doc_number] => 20080065834 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-13 [patent_title] => 'Method to Prevent Operand Data with No Locality from Polluting the Data Cache' [patent_app_type] => utility [patent_app_number] => 11/531288 [patent_app_country] => US [patent_app_date] => 2006-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2238 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0065/20080065834.pdf [firstpage_image] =>[orig_patent_app_number] => 11531288 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4706331 [patent_doc_number] => 20080065855 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-03-13 [patent_title] => 'DMAC Address Translation Miss Handling Mechanism' [patent_app_type] => utility [patent_app_number] => 11/531293 [patent_app_country] => US [patent_app_date] => 2006-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6033 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0065/20080065855.pdf [firstpage_image] =>[orig_patent_app_number] => 11531293 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 346857 [patent_doc_number] => 07500051 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-03-03 [patent_title] => 'Migration of partitioned persistent disk cache from one host to another' [patent_app_type] => utility [patent_app_number] => 11/531328 [patent_app_country] => US [patent_app_date] => 2006-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 5646 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/500/07500051.pdf [firstpage_image] =>[orig_patent_app_number] => 11531328 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 329442 [patent_doc_number] => 07516269 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-04-07 [patent_title] => 'Folding USB flash memory device for providing memory storage capacity' [patent_app_type] => utility [patent_app_number] => 11/511027 [patent_app_country] => US [patent_app_date] => 2006-08-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 3017 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/516/07516269.pdf [firstpage_image] =>[orig_patent_app_number] => 11511027 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4671594 [patent_doc_number] => 20080046655 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-02-21 [patent_title] => 'PROBABILISTIC TECHNIQUE FOR CONSISTENCY CHECKING CACHE ENTRIES' [patent_app_type] => utility [patent_app_number] => 11/466016 [patent_app_country] => US [patent_app_date] => 2006-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3677 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0046/20080046655.pdf [firstpage_image] =>[orig_patent_app_number] => 11466016 [rel_patent_id] =>[rel_patent_doc_number] =>)