
Baboucarr Faal
Examiner (ID: 12071, Phone: (571)270-5073 , Office: P/2131 )
| Most Active Art Unit | 2131 |
| Art Unit(s) | 2138, 2131, 2189, 2184 |
| Total Applications | 668 |
| Issued Applications | 520 |
| Pending Applications | 59 |
| Abandoned Applications | 107 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18719849
[patent_doc_number] => 11797192
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-24
[patent_title] => Data transmission management
[patent_app_type] => utility
[patent_app_number] => 17/236183
[patent_app_country] => US
[patent_app_date] => 2021-04-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 8281
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17236183
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/236183 | Data transmission management | Apr 20, 2021 | Issued |
Array
(
[id] => 17947953
[patent_doc_number] => 20220334972
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => SYSTEMS AND METHODS FOR PRE-PROCESSING AND POST-PROCESSING COHERENT HOST-MANAGED DEVICE MEMORY
[patent_app_type] => utility
[patent_app_number] => 17/235756
[patent_app_country] => US
[patent_app_date] => 2021-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9183
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17235756
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/235756 | Systems and methods for pre-processing and post-processing coherent host-managed device memory | Apr 19, 2021 | Issued |
Array
(
[id] => 17947724
[patent_doc_number] => 20220334743
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => System and Method for Volume Polarization Across Multiple Storage Systems
[patent_app_type] => utility
[patent_app_number] => 17/234054
[patent_app_country] => US
[patent_app_date] => 2021-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11185
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17234054
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/234054 | System and method for volume polarization across multiple storage systems | Apr 18, 2021 | Issued |
Array
(
[id] => 18370744
[patent_doc_number] => 11650919
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-16
[patent_title] => System and method for machine learning-driven cache flushing
[patent_app_type] => utility
[patent_app_number] => 17/232428
[patent_app_country] => US
[patent_app_date] => 2021-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 10553
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17232428
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/232428 | System and method for machine learning-driven cache flushing | Apr 15, 2021 | Issued |
Array
(
[id] => 17846583
[patent_doc_number] => 11435955
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-09-06
[patent_title] => System and method for offloading copy processing across non-volatile memory express (NVMe) namespaces
[patent_app_type] => utility
[patent_app_number] => 17/231326
[patent_app_country] => US
[patent_app_date] => 2021-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 10942
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17231326
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/231326 | System and method for offloading copy processing across non-volatile memory express (NVMe) namespaces | Apr 14, 2021 | Issued |
Array
(
[id] => 18873363
[patent_doc_number] => 11861173
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-02
[patent_title] => Storage device having a drive arm with multiple read-write head
[patent_app_type] => utility
[patent_app_number] => 17/216710
[patent_app_country] => US
[patent_app_date] => 2021-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 12765
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17216710
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/216710 | Storage device having a drive arm with multiple read-write head | Mar 29, 2021 | Issued |
Array
(
[id] => 17216319
[patent_doc_number] => 20210349657
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-11
[patent_title] => PROVIDING DATA MANAGEMENT AS-A-SERVICE
[patent_app_type] => utility
[patent_app_number] => 17/214426
[patent_app_country] => US
[patent_app_date] => 2021-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 43589
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17214426
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/214426 | Providing data management as-a-service | Mar 25, 2021 | Issued |
Array
(
[id] => 17877246
[patent_doc_number] => 11449259
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-20
[patent_title] => Memory controller and operating method thereof
[patent_app_type] => utility
[patent_app_number] => 17/204317
[patent_app_country] => US
[patent_app_date] => 2021-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 16
[patent_no_of_words] => 13309
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17204317
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/204317 | Memory controller and operating method thereof | Mar 16, 2021 | Issued |
Array
(
[id] => 18637953
[patent_doc_number] => 11762552
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-19
[patent_title] => Systems and methods for NOR page write emulation mode in serial STT-MRAM
[patent_app_type] => utility
[patent_app_number] => 17/201924
[patent_app_country] => US
[patent_app_date] => 2021-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4903
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17201924
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/201924 | Systems and methods for NOR page write emulation mode in serial STT-MRAM | Mar 14, 2021 | Issued |
Array
(
[id] => 17853695
[patent_doc_number] => 20220283737
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-08
[patent_title] => Data Storage That Controls Decode Performance By Changing Program PLC
[patent_app_type] => utility
[patent_app_number] => 17/192142
[patent_app_country] => US
[patent_app_date] => 2021-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4521
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 33
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17192142
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/192142 | Data storage that controls decode performance by changing program PLC | Mar 3, 2021 | Issued |
Array
(
[id] => 16872270
[patent_doc_number] => 20210165737
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-03
[patent_title] => NAMESPACE MAPPING OPTIMIZATION IN NON-VOLATILE MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/170003
[patent_app_country] => US
[patent_app_date] => 2021-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17649
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17170003
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/170003 | Namespace mapping optimization in non-volatile memory devices | Feb 7, 2021 | Issued |
Array
(
[id] => 18957478
[patent_doc_number] => 20240045805
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-08
[patent_title] => CORE-AWARE CACHING SYSTEMS AND METHODS FOR MULTICORE PROCESSORS
[patent_app_type] => utility
[patent_app_number] => 17/637783
[patent_app_country] => US
[patent_app_date] => 2021-01-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6353
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17637783
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/637783 | CORE-AWARE CACHING SYSTEMS AND METHODS FOR MULTICORE PROCESSORS | Jan 19, 2021 | Abandoned |
Array
(
[id] => 18889842
[patent_doc_number] => 11868613
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-01-09
[patent_title] => Selection of health care data storage policy based on historical data storage patterns and/or patient characteristics using an artificial intelligence engine
[patent_app_type] => utility
[patent_app_number] => 17/150364
[patent_app_country] => US
[patent_app_date] => 2021-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7577
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17150364
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/150364 | Selection of health care data storage policy based on historical data storage patterns and/or patient characteristics using an artificial intelligence engine | Jan 14, 2021 | Issued |
Array
(
[id] => 18310426
[patent_doc_number] => 20230114326
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-13
[patent_title] => DISTRIBUTED STORAGE VOLUME ONLINE MIGRATION METHOD, SYSTEM, AND APPARATUS, AND READABLE STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 17/801278
[patent_app_country] => US
[patent_app_date] => 2021-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5200
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17801278
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/801278 | DISTRIBUTED STORAGE VOLUME ONLINE MIGRATION METHOD, SYSTEM, AND APPARATUS, AND READABLE STORAGE MEDIUM | Jan 6, 2021 | Abandoned |
Array
(
[id] => 17690516
[patent_doc_number] => 20220197809
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-23
[patent_title] => HARDWARE CONFIGURATION SELECTION USING MACHINE LEARNING MODEL
[patent_app_type] => utility
[patent_app_number] => 17/133581
[patent_app_country] => US
[patent_app_date] => 2020-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8435
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17133581
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/133581 | Hardware configuration selection using machine learning model | Dec 22, 2020 | Issued |
Array
(
[id] => 17690261
[patent_doc_number] => 20220197554
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-23
[patent_title] => MATRIX SUPER PARITY FOR DATA STORAGE
[patent_app_type] => utility
[patent_app_number] => 17/130863
[patent_app_country] => US
[patent_app_date] => 2020-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3984
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17130863
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/130863 | Matrix super parity for data storage | Dec 21, 2020 | Issued |
Array
(
[id] => 17261622
[patent_doc_number] => 20210374607
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-02
[patent_title] => STACKED DIES FOR MACHINE LEARNING ACCELERATOR
[patent_app_type] => utility
[patent_app_number] => 17/129739
[patent_app_country] => US
[patent_app_date] => 2020-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4176
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17129739
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/129739 | Stacked dies for machine learning accelerator | Dec 20, 2020 | Issued |
Array
(
[id] => 17699036
[patent_doc_number] => 11372761
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-06-28
[patent_title] => Dynamically adjusting partitioned SCM cache memory to maximize performance
[patent_app_type] => utility
[patent_app_number] => 17/119470
[patent_app_country] => US
[patent_app_date] => 2020-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 7565
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17119470
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/119470 | Dynamically adjusting partitioned SCM cache memory to maximize performance | Dec 10, 2020 | Issued |
Array
(
[id] => 16722208
[patent_doc_number] => 20210089355
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-25
[patent_title] => Memory Allocation Method and Apparatus for Neural Network
[patent_app_type] => utility
[patent_app_number] => 17/112374
[patent_app_country] => US
[patent_app_date] => 2020-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12022
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17112374
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/112374 | Memory allocation method and apparatus for neural network | Dec 3, 2020 | Issued |
Array
(
[id] => 16714165
[patent_doc_number] => 20210081312
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-18
[patent_title] => SHARED MEMORY
[patent_app_type] => utility
[patent_app_number] => 17/103711
[patent_app_country] => US
[patent_app_date] => 2020-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19503
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17103711
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/103711 | Shared memory | Nov 23, 2020 | Issued |