
Baboucarr Faal
Examiner (ID: 19335)
| Most Active Art Unit | 2138 |
| Art Unit(s) | 2189, 2138, 2184, 2131 |
| Total Applications | 675 |
| Issued Applications | 526 |
| Pending Applications | 56 |
| Abandoned Applications | 108 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18310426
[patent_doc_number] => 20230114326
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-13
[patent_title] => DISTRIBUTED STORAGE VOLUME ONLINE MIGRATION METHOD, SYSTEM, AND APPARATUS, AND READABLE STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 17/801278
[patent_app_country] => US
[patent_app_date] => 2021-01-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5200
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17801278
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/801278 | DISTRIBUTED STORAGE VOLUME ONLINE MIGRATION METHOD, SYSTEM, AND APPARATUS, AND READABLE STORAGE MEDIUM | Jan 6, 2021 | Abandoned |
Array
(
[id] => 17690516
[patent_doc_number] => 20220197809
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-23
[patent_title] => HARDWARE CONFIGURATION SELECTION USING MACHINE LEARNING MODEL
[patent_app_type] => utility
[patent_app_number] => 17/133581
[patent_app_country] => US
[patent_app_date] => 2020-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8435
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17133581
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/133581 | Hardware configuration selection using machine learning model | Dec 22, 2020 | Issued |
Array
(
[id] => 17690261
[patent_doc_number] => 20220197554
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-23
[patent_title] => MATRIX SUPER PARITY FOR DATA STORAGE
[patent_app_type] => utility
[patent_app_number] => 17/130863
[patent_app_country] => US
[patent_app_date] => 2020-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3984
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17130863
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/130863 | Matrix super parity for data storage | Dec 21, 2020 | Issued |
Array
(
[id] => 17261622
[patent_doc_number] => 20210374607
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-02
[patent_title] => STACKED DIES FOR MACHINE LEARNING ACCELERATOR
[patent_app_type] => utility
[patent_app_number] => 17/129739
[patent_app_country] => US
[patent_app_date] => 2020-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4176
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17129739
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/129739 | Stacked dies for machine learning accelerator | Dec 20, 2020 | Issued |
Array
(
[id] => 17699036
[patent_doc_number] => 11372761
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-06-28
[patent_title] => Dynamically adjusting partitioned SCM cache memory to maximize performance
[patent_app_type] => utility
[patent_app_number] => 17/119470
[patent_app_country] => US
[patent_app_date] => 2020-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 7565
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17119470
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/119470 | Dynamically adjusting partitioned SCM cache memory to maximize performance | Dec 10, 2020 | Issued |
Array
(
[id] => 16722208
[patent_doc_number] => 20210089355
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-25
[patent_title] => Memory Allocation Method and Apparatus for Neural Network
[patent_app_type] => utility
[patent_app_number] => 17/112374
[patent_app_country] => US
[patent_app_date] => 2020-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12022
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17112374
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/112374 | Memory allocation method and apparatus for neural network | Dec 3, 2020 | Issued |
Array
(
[id] => 16714165
[patent_doc_number] => 20210081312
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-18
[patent_title] => SHARED MEMORY
[patent_app_type] => utility
[patent_app_number] => 17/103711
[patent_app_country] => US
[patent_app_date] => 2020-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19503
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17103711
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/103711 | Shared memory | Nov 23, 2020 | Issued |
Array
(
[id] => 17629246
[patent_doc_number] => 20220164261
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-26
[patent_title] => MANAGING RESTORE WORKLOADS USING WEIBULL MODULUS
[patent_app_type] => utility
[patent_app_number] => 17/101326
[patent_app_country] => US
[patent_app_date] => 2020-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7620
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17101326
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/101326 | Managing restore workloads using Weibull modulus | Nov 22, 2020 | Issued |
Array
(
[id] => 19078088
[patent_doc_number] => 11947453
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-02
[patent_title] => Memory device with on-die cache
[patent_app_type] => utility
[patent_app_number] => 17/100453
[patent_app_country] => US
[patent_app_date] => 2020-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7560
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17100453
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/100453 | Memory device with on-die cache | Nov 19, 2020 | Issued |
Array
(
[id] => 18606809
[patent_doc_number] => 11748276
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-05
[patent_title] => Refresh and access modes for memory
[patent_app_type] => utility
[patent_app_number] => 17/084469
[patent_app_country] => US
[patent_app_date] => 2020-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 11278
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17084469
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/084469 | Refresh and access modes for memory | Oct 28, 2020 | Issued |
Array
(
[id] => 18303418
[patent_doc_number] => 11625321
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-04-11
[patent_title] => Apparatuses and methods for memory address translation during block migration using depth mapping table based on mapping state
[patent_app_type] => utility
[patent_app_number] => 17/079138
[patent_app_country] => US
[patent_app_date] => 2020-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 9296
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17079138
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/079138 | Apparatuses and methods for memory address translation during block migration using depth mapping table based on mapping state | Oct 22, 2020 | Issued |
Array
(
[id] => 17861695
[patent_doc_number] => 11442853
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-13
[patent_title] => Controlling method of a memory card
[patent_app_type] => utility
[patent_app_number] => 17/066906
[patent_app_country] => US
[patent_app_date] => 2020-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 49
[patent_figures_cnt] => 52
[patent_no_of_words] => 25429
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17066906
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/066906 | Controlling method of a memory card | Oct 8, 2020 | Issued |
Array
(
[id] => 17522354
[patent_doc_number] => 20220108203
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-07
[patent_title] => MACHINE LEARNING HARDWARE ACCELERATOR
[patent_app_type] => utility
[patent_app_number] => 17/060827
[patent_app_country] => US
[patent_app_date] => 2020-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5679
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17060827
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/060827 | MACHINE LEARNING HARDWARE ACCELERATOR | Sep 30, 2020 | Pending |
Array
(
[id] => 18781992
[patent_doc_number] => 11823757
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-21
[patent_title] => System including hierarchical memory modules having different types of integrated circuit memory devices
[patent_app_type] => utility
[patent_app_number] => 17/000130
[patent_app_country] => US
[patent_app_date] => 2020-08-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 7651
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17000130
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/000130 | System including hierarchical memory modules having different types of integrated circuit memory devices | Aug 20, 2020 | Issued |
Array
(
[id] => 18957474
[patent_doc_number] => 20240045801
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-08
[patent_title] => METHOD AND SYSTEM FOR CACHE MANAGEMENT IN A NETWORK DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/642002
[patent_app_country] => US
[patent_app_date] => 2020-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14931
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17642002
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/642002 | Method and system for cache management in a network device | Aug 9, 2020 | Issued |
Array
(
[id] => 17401662
[patent_doc_number] => 20220043752
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-10
[patent_title] => INTELLIGENT CACHE WARM-UP ON DATA PROTECTION SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 16/988282
[patent_app_country] => US
[patent_app_date] => 2020-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11945
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16988282
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/988282 | Intelligent cache warm-up on data protection systems | Aug 6, 2020 | Issued |
Array
(
[id] => 17358562
[patent_doc_number] => 20220019358
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-20
[patent_title] => DETERMINING STORAGE SYSTEM CONFIGURATION RECOMMENDATIONS BASED ON VERTICAL SECTORS AND SIZE PARAMETERS USING MACHINE LEARNING TECHNIQUES
[patent_app_type] => utility
[patent_app_number] => 16/929271
[patent_app_country] => US
[patent_app_date] => 2020-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5988
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16929271
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/929271 | Determining storage system configuration recommendations based on vertical sectors and size parameters using machine learning techniques | Jul 14, 2020 | Issued |
Array
(
[id] => 16363060
[patent_doc_number] => 20200319811
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-08
[patent_title] => MANAGING DEDUPLICATION CHARACTERISTICS IN A STORAGE SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/906240
[patent_app_country] => US
[patent_app_date] => 2020-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11690
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16906240
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/906240 | Managing deduplication characteristics in a storage system | Jun 18, 2020 | Issued |
Array
(
[id] => 17294050
[patent_doc_number] => 20210389889
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-16
[patent_title] => DATA STORAGE DEVICE SELF-CONFIGURING BASED ON CUSTOMER PREDICTION MODEL
[patent_app_type] => utility
[patent_app_number] => 16/900639
[patent_app_country] => US
[patent_app_date] => 2020-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5141
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 38
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16900639
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/900639 | Data storage device self-configuring based on customer prediction model | Jun 11, 2020 | Issued |
Array
(
[id] => 18686991
[patent_doc_number] => 11782727
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-10
[patent_title] => Read prediction during a system boot procedure
[patent_app_type] => utility
[patent_app_number] => 16/888198
[patent_app_country] => US
[patent_app_date] => 2020-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 11730
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16888198
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/888198 | Read prediction during a system boot procedure | May 28, 2020 | Issued |