
Bac H. Au
Examiner (ID: 14002, Phone: (571)272-8795 , Office: P/2822 )
| Most Active Art Unit | 2822 |
| Art Unit(s) | 2822, 2898 |
| Total Applications | 1265 |
| Issued Applications | 989 |
| Pending Applications | 78 |
| Abandoned Applications | 214 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16845948
[patent_doc_number] => 11018044
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-25
[patent_title] => Wafer expanding method and wafer expanding apparatus
[patent_app_type] => utility
[patent_app_number] => 16/664310
[patent_app_country] => US
[patent_app_date] => 2019-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 4882
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 373
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16664310
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/664310 | Wafer expanding method and wafer expanding apparatus | Oct 24, 2019 | Issued |
Array
(
[id] => 15906609
[patent_doc_number] => 20200152825
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-14
[patent_title] => METHOD FOR REDUCTION OF INTERFACIAL STRESS ACCUMULATION BETWEEN DOUBLE SIDE COPPER-PLATED LAYERS AND ALUMINUM NITRIDE SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 16/663358
[patent_app_country] => US
[patent_app_date] => 2019-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3770
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -1
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16663358
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/663358 | Method for reduction of interfacial stress accumulation between double side copper-plated layers and aluminum nitride substrate | Oct 24, 2019 | Issued |
Array
(
[id] => 16707833
[patent_doc_number] => 10957777
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-23
[patent_title] => Semiconductor structure and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 16/663697
[patent_app_country] => US
[patent_app_date] => 2019-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 6099
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16663697
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/663697 | Semiconductor structure and manufacturing method thereof | Oct 24, 2019 | Issued |
Array
(
[id] => 16609258
[patent_doc_number] => 10910272
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-02-02
[patent_title] => Reusable support substrate for formation and transfer of semiconductor devices and methods of using the same
[patent_app_type] => utility
[patent_app_number] => 16/660177
[patent_app_country] => US
[patent_app_date] => 2019-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 20
[patent_no_of_words] => 11283
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16660177
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/660177 | Reusable support substrate for formation and transfer of semiconductor devices and methods of using the same | Oct 21, 2019 | Issued |
Array
(
[id] => 15462041
[patent_doc_number] => 20200043845
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-06
[patent_title] => MANUFACTURING METHOD OF A SEMICONDUCTOR DEVICE AND METHOD FOR CREATING A LAYOUT THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/601066
[patent_app_country] => US
[patent_app_date] => 2019-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9329
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16601066
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/601066 | Manufacturing method of a semiconductor device and method for creating a layout thereof | Oct 13, 2019 | Issued |
Array
(
[id] => 18595093
[patent_doc_number] => 11744015
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-29
[patent_title] => Interposer and method for producing holes in an interposer
[patent_app_type] => utility
[patent_app_number] => 16/600191
[patent_app_country] => US
[patent_app_date] => 2019-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3048
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16600191
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/600191 | Interposer and method for producing holes in an interposer | Oct 10, 2019 | Issued |
Array
(
[id] => 16502451
[patent_doc_number] => 10867845
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-15
[patent_title] => Semiconductor device and method
[patent_app_type] => utility
[patent_app_number] => 16/599940
[patent_app_country] => US
[patent_app_date] => 2019-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 8537
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16599940
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/599940 | Semiconductor device and method | Oct 10, 2019 | Issued |
Array
(
[id] => 16988162
[patent_doc_number] => 11075347
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-27
[patent_title] => Flexible display device
[patent_app_type] => utility
[patent_app_number] => 16/598970
[patent_app_country] => US
[patent_app_date] => 2019-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5851
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16598970
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/598970 | Flexible display device | Oct 9, 2019 | Issued |
Array
(
[id] => 18032217
[patent_doc_number] => 11515417
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-29
[patent_title] => Transistors including heterogeneous channels
[patent_app_type] => utility
[patent_app_number] => 16/596448
[patent_app_country] => US
[patent_app_date] => 2019-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 10248
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16596448
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/596448 | Transistors including heterogeneous channels | Oct 7, 2019 | Issued |
Array
(
[id] => 17941850
[patent_doc_number] => 11476311
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-18
[patent_title] => Display device
[patent_app_type] => utility
[patent_app_number] => 16/595307
[patent_app_country] => US
[patent_app_date] => 2019-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 36
[patent_no_of_words] => 20084
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16595307
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/595307 | Display device | Oct 6, 2019 | Issued |
Array
(
[id] => 17574141
[patent_doc_number] => 11322415
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-03
[patent_title] => Substrate treatment method and substrate treatment device
[patent_app_type] => utility
[patent_app_number] => 16/591649
[patent_app_country] => US
[patent_app_date] => 2019-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 16
[patent_no_of_words] => 15587
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 326
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16591649
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/591649 | Substrate treatment method and substrate treatment device | Oct 2, 2019 | Issued |
Array
(
[id] => 16301262
[patent_doc_number] => 20200286985
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-10
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/590565
[patent_app_country] => US
[patent_app_date] => 2019-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10805
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16590565
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/590565 | Semiconductor device | Oct 1, 2019 | Issued |
Array
(
[id] => 16233929
[patent_doc_number] => 10741492
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-11
[patent_title] => FinFET fuses formed at tight pitch dimensions
[patent_app_type] => utility
[patent_app_number] => 16/588254
[patent_app_country] => US
[patent_app_date] => 2019-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 18
[patent_no_of_words] => 6984
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16588254
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/588254 | FinFET fuses formed at tight pitch dimensions | Sep 29, 2019 | Issued |
Array
(
[id] => 15808199
[patent_doc_number] => 20200127242
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-23
[patent_title] => DISPLAY DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/581993
[patent_app_country] => US
[patent_app_date] => 2019-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5970
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16581993
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/581993 | Display device and method of manufacturing the same | Sep 24, 2019 | Issued |
Array
(
[id] => 16495784
[patent_doc_number] => 10861836
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-08
[patent_title] => Interposer frame and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/578297
[patent_app_country] => US
[patent_app_date] => 2019-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 14
[patent_no_of_words] => 4126
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16578297
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/578297 | Interposer frame and method of manufacturing the same | Sep 20, 2019 | Issued |
Array
(
[id] => 15351775
[patent_doc_number] => 20200013779
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-09
[patent_title] => Replacement Gate Process for FinFET
[patent_app_type] => utility
[patent_app_number] => 16/571465
[patent_app_country] => US
[patent_app_date] => 2019-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6006
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16571465
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/571465 | Replacement gate process for FinFET | Sep 15, 2019 | Issued |
Array
(
[id] => 16332283
[patent_doc_number] => 20200303249
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-24
[patent_title] => SEMICONDUCTOR PACKAGE, DIE ATTACH FILM, AND METHOD FOR MANUFACTURING DIE ATTACH FILM
[patent_app_type] => utility
[patent_app_number] => 16/567557
[patent_app_country] => US
[patent_app_date] => 2019-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5900
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16567557
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/567557 | SEMICONDUCTOR PACKAGE, DIE ATTACH FILM, AND METHOD FOR MANUFACTURING DIE ATTACH FILM | Sep 10, 2019 | Abandoned |
Array
(
[id] => 17855602
[patent_doc_number] => 20220285645
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-08
[patent_title] => LIGHT-EMITTING ELEMENT
[patent_app_type] => utility
[patent_app_number] => 17/634379
[patent_app_country] => US
[patent_app_date] => 2019-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 46498
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17634379
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/634379 | Light-emitting element | Aug 12, 2019 | Issued |
Array
(
[id] => 17063271
[patent_doc_number] => 11107884
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-31
[patent_title] => Sealed cavity structures with a planar surface
[patent_app_type] => utility
[patent_app_number] => 16/538062
[patent_app_country] => US
[patent_app_date] => 2019-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 20
[patent_no_of_words] => 6022
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16538062
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/538062 | Sealed cavity structures with a planar surface | Aug 11, 2019 | Issued |
Array
(
[id] => 15185041
[patent_doc_number] => 20190363112
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-28
[patent_title] => METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/537091
[patent_app_country] => US
[patent_app_date] => 2019-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16959
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16537091
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/537091 | Method for manufacturing semiconductor device | Aug 8, 2019 | Issued |